## Data Sheet

## FEATURES

$\pm 15$ kV ESD protection on input pins 400 Mbps ( 200 MHz ) switching rates Flow-through pinout simplifies PCB layout
2.5 ns maximum propagation delay

### 3.3 V power supply

High impedance outputs on power-down
Low power design: typically 18 mW (quiescent)
Interoperable with existing 5 V LVDS drivers
Accepts small swing ( $\mathbf{3 1 0} \mathbf{~ m V}$ typical) differential signal levels
Supports open, short, and terminated input fail-safe $\mathbf{0}$ V to - $\mathbf{1 0 0} \mathbf{~ m V}$ threshold region
Conforms to TIA/EIA-644 LVDS standard
Industrial operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Available in surface-mount (SOIC) package

## APPLICATIONS

## Point-to-point data transmission

Multidrop buses
Clock distribution networks
Backplane receivers

## GENERAL DESCRIPTION

The ADN4662 is a single, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over $400 \mathrm{Mbps}(200 \mathrm{MHz})$, and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals.
The device accepts low voltage ( 310 mV typical) differential input signals and converts them to a single-ended 3 V TTL/ CMOS logic level.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The ADN4662 and its companion driver, the ADN4661, offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Functional Block Diagram .....  1
General Description ..... 1
Revision History .....  2
Specifications ..... 3
AC Characteristics ..... 4
Absolute Maximum Ratings ..... 6
REVISION HISTORY
10/13-Rev. 0 to Rev. A
Change to Features Section .....  1
1/09—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ to GND; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.

| Parameter ${ }^{1}$ | Symbol | Min | Typ ${ }^{2}$ | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUT <br> High Threshold at Rin+, Rin- ${ }^{3}$ Low Threshold at Rin+, $\mathrm{Rin}^{-3}$ Input Current at $\mathrm{RIN}_{\mathrm{N},}$, $\mathrm{RIN}_{-}$ | $\begin{aligned} & \mathrm{V}_{\text {TH }} \\ & \mathrm{V}_{\mathrm{TL}} \\ & \mathrm{IIN}^{2} \end{aligned}$ | $\begin{aligned} & -100 \\ & -10 \\ & -10 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & +100 \\ & +10 \\ & +10 \\ & +20 \\ & \hline \end{aligned}$ | mV <br> mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {СM }}=1.2 \mathrm{~V}, 0.05 \mathrm{~V}, 2.95 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, 0.05 \mathrm{~V}, 2.95 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V} \end{aligned}$ |
| OUTPUT <br> Output High Voltage <br> Output Low Voltage Output Short-Circuit Current ${ }^{4}$ Input Clamp Voltage | Voн <br> Voı <br> Ios <br> V CL | 2.7 <br> 2.7 <br> 2.7 $\begin{aligned} & -15 \\ & -1.5 \end{aligned}$ | 3.1 <br> 3.1 <br> 3.1 <br> 0.3 <br> $-47$ <br> -0.8 | $\begin{aligned} & 0.5 \\ & -100 \end{aligned}$ | V <br> V <br> V <br> V <br> mA <br> V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=+200 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \text { input terminated } \\ & \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \text { input shorted } \\ & \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-200 \mathrm{mV} \\ & \text { Enabled, } \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA} \end{aligned}$ |
| POWER SUPPLY <br> No Load Supply Current | Icc |  | 5.4 | 9 | mA | Inputs open |
| ESD PROTECTION Rint, Rin- Pins All Pins Except RiN+, Rin- |  |  | $\begin{aligned} & \pm 15 \\ & \pm 4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kV} \\ & \mathrm{kV} \end{aligned}$ | Human body model Human body model |

${ }^{1}$ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground, unless otherwise specified.
${ }^{2}$ All typicals are given for: $\mathrm{V}_{\mathrm{cc}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{3} \mathrm{~V}_{C C}$ is always higher than $\mathrm{R}_{\mathbb{N}+}$ and $\mathrm{R}_{\mathbb{N}-}$ voltage. $\mathrm{R}_{\mathbb{N}-}$ and $\mathrm{R}_{\mathbb{I N}+}$ are allowed to have a voltage range of -0.2 V to $\mathrm{V}_{C C}-\mathrm{V}_{\mathbb{I D}} / 2$. However, to be compliant with ac specifications, the common voltage range is 0.1 V to 2.3 V .
${ }^{4}$ Output short-circuit current (los) is specified as magnitude only; the minus sign indicates direction only. Only one output should be shorted at a time. Do not exceed maximum junction temperature specification.

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}{ }^{1}=15 \mathrm{pF}$ to GND; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Min | Typ ${ }^{2}$ | Max | Unit | Conditions/Comments ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Propagation Delay High to Low | tphL | 1.0 | 2.15 | 2.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{1 \mathrm{D}}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Propagation Delay Low to High | tplhi | 1.0 | 2.03 | 2.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{1 D}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Pulse Skew \|tphld - tplhd ${ }^{4}$ | tskD1 | 0 | 80 | 400 | ps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{1 \mathrm{D}}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Part-to-Part Skew ${ }^{5}$ | $\mathrm{t}_{\text {SKD3 }}$ |  |  | 1.0 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{1 \mathrm{D}}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Differential Part-to-Part Skew ${ }^{6}$ | $\mathrm{t}_{\text {SKD4 }}$ |  |  | 1.5 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{V}_{1 D}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Rise Time | ttib |  | 510 | 800 | ps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{1 \mathrm{D}}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Fall Time | $\mathrm{t}_{\text {THL }}$ |  | 445 | 800 | ps | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{V}_{\text {ID }}=200 \mathrm{mV}$ (see Figure 2 and Figure 3) |
| Maximum Operating Frequency ${ }^{7}$ | $\mathrm{f}_{\text {MAX }}$ | 200 | 250 |  | MHz | All channels switching |

${ }^{1} C_{L}$ includes probe and jig capacitance.
${ }^{2}$ All typicals are given for $\mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{3}$ Generator waveform for all tests unless otherwise specified: $\mathrm{f}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{TLH}}$ and $\mathrm{t}_{\text {THL }}(0 \%$ to $100 \%) \leq 3 \mathrm{~ns}$ for $\mathrm{R}_{\mathrm{INH}^{\prime} / \mathrm{R}_{\operatorname{IN}} \text {. }}$
${ }^{4} \mathrm{t}_{\text {SKD1 }}$ is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
${ }^{5}$ t $_{\text {SKO }}$, part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same $V_{C C}$ and within $5^{\circ} \mathrm{C}$ of each other within the operating temperature range.
${ }^{6}$ tskD4, part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. $t_{\text {SKD4 }}$ is defined as $\mid$ maximum - minimum| differential propagation delay.
${ }^{7} \mathrm{f}_{\mathrm{MAX}}$ generator input conditions: $\mathrm{f}=200 \mathrm{MHz}, \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\text {THL }}<1 \mathrm{~ns}(0 \%$ to $100 \%), 50 \%$ duty cycle, differential ( 1.05 V to 1.35 V peak-to-peak). Output criteria: $60 \% / 40 \%$ duty cycle, $\mathrm{V}_{\mathrm{OL}}\left(\right.$ maximum 0.4 V ), $\mathrm{V}_{\mathrm{OH}}$ (minimum 2.7 V ), load $=15 \mathrm{pF}$ (stray plus probes).

## Test Circuits and Timing Diagrams



Figure 2. Test Circuit for Receiver Propagation Delay and Transition Time


Figure 3. Receiver Propagation Delay and Transition Time Waveforms

## ADN4662

ABSOLUTE MAXIMUM RATINGS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| Vcc to GND | -0.3 V to +4V |
| Input Voltage (Rin+, Rin-) to GND | -0.3 V to V cc +3.9 V |
| Output Voltage (Rout) to GND | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| Industrial Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature (T, max) | $150^{\circ} \mathrm{C}$ |
| Power Dissipation | $\left(T_{J} \max -\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| SOIC Package |  |
| $\theta_{j A}$ Thermal Impedance | $149.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature Pb-Free | $260^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| $\mathrm{R}_{\text {IN- }}$ - |  | $8 \mathrm{v}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| $\mathrm{R}_{1 \mathrm{IN}^{2}}-2$ | ADN4662 | $7 \mathrm{R}_{\text {OUT }}$ |
| NC 3 | OP VIEW | 6 NC |
| NC 4 | (Not to Scale) | 5 GND |

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | Rin- | Receiver Channel 1 Inverting Input. When this input is more negative than $\mathrm{R}_{\mathrm{IN}+}$, Rout is high. When this input is more positive than $\mathrm{R}_{\mathrm{N}+}$, Rout is low. |
| 2 | Rin+ | Receiver Channel 1 Noninverting Input. When this input is more positive than Rin-, Rout is high. When this input is more negative than $\mathrm{R}_{\mathrm{N}-}$, Rout is low. |
| 3 | NC | No Connect. |
| 4 | NC | No Connect. |
| 5 | GND | Ground reference point for all circuitry on the part. |
| 6 | NC | No Connect. |
| 7 | Rout | Receiver Output ( 3 V TTL/CMOS). If the differential input voltage between $\mathrm{R}_{\mathrm{IN}_{+}}$and $\mathrm{R}_{\mathbb{I N}-}$ is positive, this output is high. If the differential input voltage is negative, this output is low. |
| 8 | V cc | Power Supply Input. This part can be operated from 3.0 V to 3.6 V. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Output High Voltage vs. Power Supply Voltage


Figure 6. Output Low Voltage vs. Power Supply Voltage


Figure 7. Output Short-Circuit Current vs. Power Supply Voltage


Figure 8. Threshold Voltage vs. Power Supply Voltage


Figure 9. Power Supply Current vs. Frequency


Figure 10. Power Supply Current vs. Ambient Temperature


Figure 11. Differential Propagation Delay vs. Ambient Temperature


Figure 12. Differential Propagation Delay vs. Common-Mode Voltage


Figure 13. Differential Propagation Delay vs. Power Supply Voltage


Figure 14. Differential Propagation Delay vs. Differential Input Voltage


Figure 15. Differential Skew vs. Power Supply Voltage


Figure 16. Differential Skew vs. Ambient Temperature


Figure 17. Transition Time vs. Power Supply Voltage


Figure 18. Transition Time vs. Ambient Temperature


Figure 19. Differential Propagation Delay vs. Load at 1 MHz


Figure 20. Transition Time vs. Load


Figure 21. Differential Propagation Delay vs. Load at 200 MHz


Figure 22. Transition Time vs. Load at 200 MHz

## THEORY OF OPERATION

The ADN4662 is a single line receiver for low voltage differential signaling. It takes a differential input signal of 310 mV typically and converts it into a single-ended 3 V TTL/CMOS logic signal.
A differential current input signal, received via a transmission medium, such as a twisted pair cable, develops a voltage across a terminating resistor, $\mathrm{R}_{\mathrm{T}}$. This resistor is chosen to match the characteristic impedance of the medium, typically around $100 \Omega$. The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When the noninverting receiver input, $\mathrm{R}_{\mathrm{IN}^{+}}$, is positive with respect to the inverting input $\mathrm{R}_{\mathrm{IN}}$ (current flows through $\mathrm{R}_{\mathrm{T}}$ from $\mathrm{R}_{\mathrm{IN}_{+}}$to $\mathrm{R}_{\mathbb{I N}-}$ ), then Rout is high. When the noninverting receiver input $\mathrm{R}_{\mathbb{I N}+}$ is negative with respect to the inverting input $\mathrm{R}_{\mathrm{IN}-}$ (current flows through $\mathrm{R}_{\mathrm{T}}$ from $\mathrm{R}_{\mathrm{IN}-}$ to $\mathrm{R}_{\mathbb{I N}+}$ ), then Rout is low.

The ADN4662 differential line receiver is capable of receiving signals of 100 mV over a $\pm 1 \mathrm{~V}$ common-mode range centered around 1.2 V . This relates to the typical driver offset voltage value of 1.2 V . The signal originating from the driver is centered around 1.2 V and may shift $\pm 1 \mathrm{~V}$ around this center point. This $\pm 1 \mathrm{~V}$ shifting may be caused by a difference in the ground potential of the driver and receiver, the common-mode effect of coupled noise, or both.
Using the ADN4663 as a driver, the received differential current is between 2.5 mA and 4.5 mA (typically 3.1 mA ), developing between 250 mV and 450 mV across a $100 \Omega$ termination resistor. The received voltage is centered around the receiver offset of 1.2 V. In other words, the noninverting receiver input is typically
$(1.2 \mathrm{~V}+[310 \mathrm{mV} / 2])=1.355 \mathrm{~V}$, and the inverting receiver input $(1.2 \mathrm{~V}-[310 \mathrm{mV} / 2])=1.045 \mathrm{~V}$ for Logic 1 . For Logic 0 , the inverting and noninverting input voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across $\mathrm{R}_{\mathrm{T}}$ is twice the differential voltage.

Current mode signalling offers considerable advantages over voltage mode signalling, such as RS-422. The operating current remains fairly constant with increased switching frequency, whereas with voltage mode drivers the current increases exponentially in most cases. This is caused by the overlap as internal gates switch between high and low, which causes currents to flow from $V_{C C}$ to ground. A current mode device simply reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emittercoupled logic (PECL), but without the high quiescent current of ECL and PECL.

## APPLICATIONS INFORMATION

Figure 23 shows a typical application for point-to-point data transmission using the ADN4663 as the driver.


Figure 23. Typical Application Circuit

## ADN4662

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-A A
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 8-Lead Standard Small Outline Package [SOIC_N]

Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADN4662BRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADN4662BRZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead Standard Small Outline Package [SOIC_N] | R-8 |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LVDS Interface IC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FIN224ACMLX 8T49N2083NLGI\# MAX9135GHJ+ MS1224 NB3L8504SDTR2G DS90C385AMT SN65LVP16DRFT SN65MLVD200D
MAX9176EUB+ DS90LV047ATMX/NOPB DS90LV018ATM DS90LT012AHMF DS90LV049TMT DS90LV047ATM
DS90LV032ATMTC DS90C383MTDX/NOPB DS90C383MTD DS90C402M SN65LVDS051PWRQ1 DS90C387VJDXNOPB
ADN4667ARUZ-REEL7 ADN4665ARUZ ADN4666ARUZ ADN4666ARZ-REEL7 ADN4692EBRZ ADN4693EBRZ ADN4697EBRZ ADN4695EBRZ ADN4665ARZ ADN4666ARZ ADN4667ARZ ADN4667ARZ-REEL7 ADN4668ARZ ADN4670BSTZ ADN4670BCPZ ADN4661BRZ ADN4663BRZ-REEL7 ADN4694EBRZ-RL7 ADN4662BRZ-REEL7 ADN4662BRZ ADN4691EBRZ ADN4694EBRZ ADN4690EBRZ ADN4661BRZ-REEL7 ADN4696EBRZ-RL7 GM8285BGA MAX9113ESA+T MAX9111ESA+T MAX9112ESA+T MAX9122EUE+T

