## Data Sheet

## FEATURES

Low RDS ${ }_{\text {on }}$ of $50 \mathrm{~m} \Omega$ @ 3.3 V (WLCSP only)
Low input voltage range: 1.65 V to 6.5 V
1 A continuous operating current
Built-in level shift for control logic that can be operated by 1.2 V logic

Low $2.5 \mu \mathrm{~A}$ quiescent current $@ \mathrm{~V}_{\mathrm{IN}}=2.8 \mathrm{~V}$
Low $1.1 \mu \mathrm{~A}$ shutdown current $@ \mathrm{~V}_{\mathrm{IN}}=2.8 \mathrm{~V}$
Reverse current blocking
Programmable start-up time
Ultrasmall $1 \mathrm{~mm} \times 1 \mathrm{~mm}, 4$-ball, 0.5 mm pitch (WLCSP)
Tiny 8-lead lead frame chip scale package (LFCSP)
$2.0 \mathrm{~mm} \times 2.0 \mathrm{~mm} \times 0.55 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch

## APPLICATIONS

## Mobile phones

Digital cameras and audio devices
Portable and battery-powered equipment

## TYPICAL APPLICATION CIRCUITS



Figure 1. WLCSP


Figure 2. LFCSP
equipment. The built-in level shifter for enable logic makes the ADP198 compatible with modern processors and general-purpose input/output (GPIO) controllers. The LFCSP version also allows the user to program the start-up time to control the inrush current at turn on.
The ADP198 is available in an ultrasmall $1 \mathrm{~mm} \times 1 \mathrm{~mm}, 4$-ball, 0.5 mm pitch WLCSP. An 8 -lead, $2 \mathrm{~mm} \times 2 \mathrm{~mm} \times 0.55 \mathrm{~mm}$, 0.5 mm pitch LFCSP is also available.

Rev. G
Document Feedback

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Typical Application Circuits .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Data ..... 5
Thermal Resistance ..... 5
ESD Caution .....  5
Pin Configurations and Function Descriptions .....  6
REVISION HISTORY
8/13-Rev. F to Rev. G
Changed Input Voltage Range Condition from $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to$+85^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Table 1 3
Added Continuous Drain Input, $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ of $\pm 600 \mathrm{~mA}$ .....  5
6/13—Rev. E to Rev. F
Changes to Table 1 .....  3
Updated Outline Dimensions ..... 16
7/12—Rev. D to Rev. E
Changes to Table 1 ..... 3
Changes to Figure 3 ..... 4
Changes to Timing Section and Table 6 ..... 14
Changes to Ordering Guide ..... 16
6/12—Rev. C to Rev. D
Changes to Table Headings in Table 6 ..... 14
Typical Performance Characteristics .....  8
Theory of Operation ..... 11
Applications Information ..... 12
Ground Current ..... 12
Enable Feature ..... 13
Timing. ..... 14
Diode OR'ing Applications ..... 15
Packaging and Ordering Information ..... 16
Outline Dimensions ..... 16
Ordering Guide ..... 16
Added Text to Diode OR'ing Applications Section ..... 15
Updated Outline Dimensions ..... 16
4/12—Rev. B to Rev. C
Changes to VOUT Time Parameters ..... 3
11/11-Rev. A to Rev. B
Changes to WLCSP Turn-On Delay Time Parameter ..... 3
Changes to Ordering Guide ..... 16
10/11—Rev. 0 to Rev. A
Change to Features Section .....  1
Changes to Table 1, Specifications Section .....  3
Change to Ground Current Section ..... 12
Changes to Enable Feature Section ..... 13
Updated Outline Dimensions ..... 16
10/11—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\text {IN }}$, Iout $=200 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for minimum $/$ maximum specifications, unless otherwise noted.

Table 1.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Test Conditions/Comments \& Min \& Typ \& Max \& Unit \\
\hline INPUT VOLTAGE RANGE \& \(\mathrm{V}_{\text {IN }}\) \& \(\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \& 1.65 \& \& 6.5 \& V \\
\hline \begin{tabular}{l}
EN INPUT \\
Threshold \\
High \\
Low \\
Pull-Down Current
\end{tabular} \& VIH

$\mathrm{V}_{\text {IL }}$

IEN \& $$
\begin{aligned}
& \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V} \\
& 5 \mathrm{~V}<\mathrm{V}_{\text {IN }} \\
& 1.65 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 6.5 \mathrm{~V} \\
& 1.65 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 6.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 1.2 \\
& 1.3
\end{aligned}
$$

\] \& 500 \& \[

$$
\begin{aligned}
& 0.43 \\
& 0.37
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& V \\
& V \\
& V \\
& V \\
& n A
\end{aligned}
$$
\] <br>

\hline | REVERSE BLOCKING |
| :--- |
| Vout Current Hysteresis | \& \& \[

$$
\begin{aligned}
& V_{\text {EN }}=0, V_{\text {IN }}=0, V_{\text {OUT }}=6.5 \mathrm{~V} \\
& \left|V_{\text {IN }}-V_{\text {OUT }}\right|
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 7 \\
& 75
\end{aligned}
$$

\] \& 13 \& \[

$$
\begin{aligned}
& \mu \mathrm{A} \\
& \mathrm{mV}
\end{aligned}
$$
\] <br>

\hline | CURRENT |
| :--- |
| Quiescent Current |
| Off State Current | \& lo

loff \& | lout $=0 \mathrm{~mA}$, includes EN pull-down current $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$ |
| :--- |
| $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=6.5 \mathrm{~V}$ |
| EN = GND $\mathrm{EN}=\mathrm{GND}, \mathrm{~V} \text { OUT }=0 \mathrm{~V}$ | \& \& 2.5

1.1 \& \[
$$
\begin{aligned}
& 20 \\
& 2 \\
& 2
\end{aligned}
$$

\] \& | $\mu \mathrm{A}$ |
| :--- |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ | <br>


\hline | VIN to VOUT RESISTANCE WLCSP |
| :--- |
| LFCSP | \& RDSon \&  \& \& 40

50
50
60
130
180
75
75
90
100
120

200 \& $$
\begin{aligned}
& 80 \\
& 90 \\
& \\
& \\
& 120 \\
& 130
\end{aligned}
$$ \& $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $\mathrm{m} \Omega$ $m \Omega$ $m \Omega$ $m \Omega$ $\mathrm{m} \Omega$ <br>

\hline | VOUTTIME |
| :--- |
| WLCSP |
| Turn-On Delay Time |
| LFCSP |
| Turn-On Delay Time | \& | ton_diy |
| :--- |
| ton_diy | \&  \& \& \[

$$
\begin{aligned}
& 10 \\
& 450 \\
& 10 \\
& 100 \\
& 200 \\
& 450
\end{aligned}
$$

\] \& \& | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| :--- |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ | <br>

\hline $$
\begin{aligned}
& \text { WLCSP } \\
& \text { Turn-On Rise Time } \\
& \text { LFCSP } \\
& \text { Turn-On Rise Time }
\end{aligned}
$$ \& trise

trise \&  \& \& \[
$$
\begin{aligned}
& 12 \\
& 650 \\
& 12 \\
& 100 \\
& 250 \\
& 650
\end{aligned}
$$

\] \& \& | $\mu \mathrm{s}$ |
| :--- |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ | <br>

\hline
\end{tabular}

## Timing Diagram



Figure 3. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VIN to GND Pins | -0.3 V to +7 V |
| VOUT to GND Pins | -0.3 V to +7 V |
| EN to GND Pins | -0.3 V to +7 V |
| Continuous Drain Current |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\pm 1000 \mathrm{~mA}$ |
| $\mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\pm 1000 \mathrm{~mA}$ |
| $\mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $\pm 600 \mathrm{~mA}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J-STD- 020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP198 can be damaged if the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that $\mathrm{T}_{\mathrm{J}}$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may need to be derated.
In applications with moderate power dissipation and low printed circuit board (PCB) thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ of the device is dependent on the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, the power dissipation of the device $\left(\mathrm{P}_{\mathrm{D}}\right)$, and the junction-to-ambient thermal resistance of the package $\left(\theta_{\mathrm{IA}}\right)$.
Maximum junction temperature $\left(T_{J}\right)$ is calculated from the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ using the formula

$$
T_{J}=T_{A}+\left(P_{D} \times \theta_{J A}\right)
$$

The junction-to-ambient thermal resistance $\left(\theta_{\mathrm{JA}}\right)$ of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of $\theta_{J A}$ may vary, depending on PCB material, layout, and environmental conditions. The specified values of $\theta_{\mathrm{JA}}$ are based on a 4-layer, 4 inch $\times 3$ inch PCB. Refer to JESD 51-7 and JESD 51-9 for detailed information regarding board construction. For additional information, see the AN-617 Application Note, MicroCSP ${ }^{\text {m" }}$ Wafer Level Chip Scale Package.
$\Psi_{\mathrm{JB}}$ is the junction-to-board thermal characterization parameter with units of ${ }^{\circ} \mathrm{C} / \mathrm{W}$. The $\Psi_{\text {Jв }}$ of the package is based on modeling and calculation using a 4-layer board. The JESD51-12, Guidelines for Reporting and Using Package Thermal Information, states that thermal characterization parameters are not the same as thermal resistances. $\Psi_{\text {Iв }}$ measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, $\theta_{\mathrm{J}}$. Therefore, $\Psi_{\mathrm{JB}}$ thermal paths include convection from the top of the package as well as radiation from the package, factors that make $\Psi_{\text {IB }}$ more useful in real-world applications.
Maximum junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ is calculated from the board temperature $\left(\mathrm{T}_{\mathrm{B}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ using the formula

$$
T_{J}=T_{B}+\left(P_{D} \times \Psi_{J B}\right)
$$

Refer to JESD51-8, JESD51-9, and JESD51-12 for more detailed information about $\Psi_{\text {Jв }}$.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ and $\Psi_{\mathrm{JB}}$ are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {J }}$ | $\boldsymbol{\Psi}_{\text {JB }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| 4-Ball, 0.5 mm Pitch WLCSP | 260 | 4 | 58.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP | 72.1 | 42.3 | 47.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. 4-Ball WLCSP Pin Configuration
Table 4. Pin Function Descriptions, WLCSP

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | VIN | Input Voltage. |
| A2 | VOUT | Output Voltage. |
| B1 | EN | Enable Input. Drive EN high to turn on the switch and drive EN low to turn off the switch. |
| B2 | GND | Ground. |



## NOTES

1. THE EXPOSED PAD IS CONNECTED TO THE SUBSTRATE OF THE ADP198

AND MUST BE CONNECTED TO GROUND.
Figure 5. 8-Lead LFCSP Pin Configuration
Table 5. Pin Function Descriptions, LFCSP

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VOUT | Output Voltage. Connect Pin 1 and Pin 2 together. |
| 2 | VOUT | Output Voltage. Connect Pin 1 and Pin 2 together. |
| 3 | GND | Ground. |
| 4 | SEL1 | Select Turn-On Time. |
| 5 | SEL0 | Select Turn-On Time. |
| 6 | EN | Enable Input. Drive EN high to turn on the switch and drive EN low to turn off the switch. |
| 7 | VIN | Input Voltage. Connect Pin 7 and Pin 8 together. |
| 8 | VIN | Input Voltage. Connect Pin 7 and Pin 8 together. |
|  | EP | Exposed Pad. The exposed pad is connected to the substrate of the ADP198 and must be connected to ground. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. RDSon vs. Temperature, WLCSP


Figure 7. RDSon vs. Temperature, LFCSP


Figure 8. RDSon vs. Input Voltage (ViN), WLCSP


Figure 9. RDSon vs. Input Voltage (VIN), LFCSP


Figure 10. Voltage Drop vs. Load Current, WLCSP


Figure 11. Voltage Drop vs. Load Current, LFCSP


Figure 12. Typical Rise Time and Inrush Current, $V_{I N}=1.8$ V, ILOAD $=200 \mathrm{~mA}$, Select Code 00


Figure 13. Typical Rise Time and Inrush Current, $V_{I N}=3.6$ V, $I_{\text {LOAD }}=200 \mathrm{~mA}$, Select Code 00


Figure 14. Typical Rise Time and Inrush Current, $V_{I N}=6.5 \mathrm{~V}, I_{\text {LOAD }}=200 \mathrm{~mA}$, Select Code 00


Figure 15. Ground Current vs. Temperature


Figure 16. Ground Current vs. Input Voltage (VIN)


Figure 17. IGND ${ }_{\text {I }}$ Shutdown Ground Current vs. Temperature, VOUT Open


Figure 18. Shutdown Ground Current vs. Temperature, $V_{\text {OUt }}=0 \mathrm{~V}$


Figure 19. Iout Shutdown Current vs. Temperature, Vout $=0 \mathrm{~V}$


Figure 20. Reverse Input Shutdown Current vs. Temperature, $V_{I N}=0 \mathrm{~V}$


Figure 21. Reverse Shutdown Ground Current vs. Temperature, Vout $=0 \mathrm{~V}$

## THEORY OF OPERATION



Figure 22. Functional Block Diagram
The ADP198 is a high-side PMOS load switch that is designed for supply operation between 1.65 V and 6.5 V . The PMOS load switch has a low on resistance of $50 \mathrm{~m} \Omega$ at $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ and supports 1 A of continuous load current. The ADP198 features low quiescent current at $2.5 \mu \mathrm{~A}$ typical using a 2.8 V supply.

The enable input incorporates a nominal $4 \mathrm{M} \Omega$ pull-down resistor. SEL0 and SEL1 program the start-up time of the load switch to reduce inrush current when the switch is turned on.
The reverse current protection circuitry prevents current from flowing backwards through the ADP198 when the output voltage is greater than the input voltage. A comparator senses the difference between the input and output voltages. When the difference between the input voltage and output voltage exceeds 75 mV , the body of the PFET is switched to VOUT and turned off or opened. In other words, the gate is connected to VOUT.
The packaging is a space-saving $1 \mathrm{~mm} \times 1 \mathrm{~mm}, 4$-ball WLCSP. The ADP198 is also available in a $2 \mathrm{~mm} \times 2 \mathrm{~mm} \times 0.55 \mathrm{~mm}$, 0.5 mm pitch LFCSP.

## APPLICATIONS INFORMATION

## GROUND CURRENT

The major source for ground current in the ADP198 is an internal $4 \mathrm{M} \Omega$ pull-down resistor on the enable pin. Figure 23 shows the typical ground current when $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{IN}}$ and varies from 1.65 V to 6.5 V .


Figure 23. Ground Current vs. Load Current

As shown in Figure 24, an increase in quiescent current can occur when $\mathrm{V}_{\mathrm{EN}} \neq \mathrm{V}_{\mathrm{IN}}$. This is caused by the CMOS logic nature of the level shift circuitry as it translates a $\mathrm{V}_{\mathrm{EN}}$ signal $\geq 1.2 \mathrm{~V}$ to a logic high. This increase is a function of the $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{EN}}$ delta.


Figure 24. Typical Ground Current when $V_{E N} \neq V_{I N}$

## ENABLE FEATURE

The ADP198 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 25, when a rising $\mathrm{V}_{\text {EN }}$ voltage crosses the active threshold, VOUT turns on. When a falling $\mathrm{V}_{\mathrm{EN}}$ voltage crosses the inactive threshold, VOUT turns off.


Figure 25. Typical EN Operation
As shown in Figure 25, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds derive from the $\mathrm{V}_{\text {IN }}$ voltage; therefore, these thresholds vary with the changing input voltage. Figure 26 shows the typical EN active/inactive thresholds when the input voltage varies from 1.65 V to 6.5 V .


Figure 26. Typical EN Thresholds vs. Input Voltage (VIN)

## TIMING

Turn-on delay is defined as the delta between the time that $\mathrm{V}_{\mathrm{EN}}$ reaches $>1.2 \mathrm{~V}$ and when Vout rises to $\sim 10 \%$ of its final value. The ADP198 includes circuitry to have typical $10 \mu$ s turn-on delay at 3.6 V V IN to limit the V IN inrush current.

The rise time is defined as the delta between the time from $10 \%$ to $90 \%$ of Vout reaching its final value. It is dependent on the RC time constant where $\mathrm{C}=$ load capacitance ( $\mathrm{C}_{\text {LOAD }}$ ) and $\mathrm{R}=\mathrm{RDS}_{\text {on }} \| \mathrm{R}_{\text {LOAD }}$. Because $\mathrm{RDS}_{\text {ON }}$ is usually smaller than $\mathrm{R}_{\text {LOAD }}$, an adequate approximation for RC is $\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{C}_{\mathrm{LOAD}}$. An input or load capacitor is not needed for the ADP198; however, capacitors can be used to suppress noise on the board. If significant load capacitance is connected, inrush current may be a concern. The start-up time is the sum of the turn-on delay time plus the rise time.

Figure 27 through Figure 30 show the turn-on delay and output rise time for each of the four settings on SEL0 and SEL1.


Figure 27. Typical Rise Time and Inrush Current, $C_{L O A D}=1 \mu F, V_{I N}=3.6 V_{1} I_{\text {LOAD }}=200 \mathrm{~mA}$, Code 00


Figure 28. Typical Rise Time and Inrush Current, $C_{L O A D}=1 \mu F, V_{I N}=3.6 V, I_{L O A D}=200 \mathrm{~mA}$, Code 01


Figure 29. Typical Rise Time and Inrush Current, $C_{\text {LOAD }}=1 \mu F, V_{I N}=3.6$ V, $I_{\text {LOAD }}=200 \mathrm{~mA}$, Code 10


Figure 30. Typical Rise Time and Inrush Current, $C_{L O A D}=1 \mu F, V_{I N}=3.6 \mathrm{~V}, I_{L O A D}=200 \mathrm{~mA}$, Code 11
The turn-off time is defined as the delta between the time from $90 \%$ to $10 \%$ of Vout reaching its final value. It is also dependent on the RC time constant.

Table 6. Start-Up Time Pin Settings

| SEL1 | SELO | Start-Up Time $(\boldsymbol{\mu s})$ <br> (Turn-On Delay + Rise Time) |
| :--- | :--- | :--- |
| 0 | 0 | 22 |
| 0 | 1 | 200 |
| 1 | 0 | 450 |
| 1 | 1 | 1100 |

## DIODE OR'ing APPLICATIONS



Figure 31. ADP198 in a Typical Diode OR'ing Application
Figure 31 shows an application wherein an ac power supply and battery are OR'ed together to provide a seamless transition from the primary (ac) supply to the secondary (V2) supply when the primary supply is disconnected. By connecting the enable input of the ADP198 to V2, the transition from ac power to battery power is automatic.
Figure 32 shows the forward voltage vs. the forward current characteristics of a Schottky diode and the ADP198. The low on resistance of the ADP198 makes it far superior to a Schottky diode in diode OR'ing applications.
In addition to low on resistance, the ADP198 reverse leakage current is much lower than a typical $1 \mathrm{~A}, 20 \mathrm{~V}$ Schottky
rectifier. For example, at $85^{\circ} \mathrm{C}$, the reverse current of a Schottky rectifier can be as high as $30 \mu \mathrm{~A}$ with only 2.5 V of reverse bias.
Figure 32 shows that about 75 mV of hysteresis built into the circuitry that senses the voltage differential between the input and output voltage. When the difference between the input voltage and output voltage exceeds 75 mV , the ADP198 is switched on.


Figure 32. Forward Voltage vs. Forward Current of a Schottky Diode and ADP198

## PACKAGING AND ORDERING INFORMATION

## OUTLINE DIMENSIONS



Figure 33. 4-Ball Wafer Level Chip Scale Package [WLCSP] (CB-4-4)
Dimensions shown in millimeters


Figure 34. 8-Lead Lead Frame Chip Scale Package [LFCSP_UD] $2.00 \times 2.00$ mm Body, Ultra Thin, Dual Lead (CP-8-10)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature <br> Range | Start-Up <br> Time $(\boldsymbol{\mu s})$ | Package Description | Package <br> Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADP198ACBZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 22 | 4-Ball Wafer Level Chip Scale Package [WLCSP] | CB-4-4 | 8 CC |
| ADP198ACBZ-11-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1100 | 4-Ball Wafer Level Chip Scale Package [WLCSP] | CB-4-4 | 2W |
| ADP198ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Pin selectable: <br> $22,200,450$, <br> (nd 1100 | 8-Lead Lead Frame Chip Scale Package [LFCSP_UD] | CP-8-10 | LJL |
| ADP198CP-EVALZ |  | Evaluation Board |  |  |  |

[^0]$\square$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

