## High Speed, Dual, 4 A MOSFET Driver with Thermal Protection

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## FEATURES

Industry-standard-compatible pinout
High current drive capability
Precise threshold shutdown comparator
UVLO with hysteresis
Overtemperature warning signal
Overtemperature shutdown
3.3 V-compatible inputs

10 ns typical rise time and fall time @ $2.2 \mathbf{n F}$ load
Matched propagation delays between channels
Fast propagation delay
9.5 V to 18 V supply voltage (ADP3633/ADP3634/ADP3635)
4.5 V to 18 V supply voltage (ADP3623/ADP3624/ADP3625)

Parallelable dual outputs
Rated from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature
Thermally enhanced packages, 8-lead SOIC_N_EP and
8-lead MINI_SO_EP

## APPLICATIONS

AC-to-dc switch mode power supplies
DC-to-dc power supplies
Synchronous rectification
Motor drives

## GENERAL DESCRIPTION

The ADP362x/ADP363x is a family of high current and dual high speed drivers, capable of driving two independent N -channel power MOSFETs. The family uses the industry-standard footprint but adds high speed switching performance and improved system reliability.

The family has an internal temperature sensor and provides two levels of overtemperature protection, an overtemperature warning, and an overtemperature shutdown at extreme junction temperatures.

The SD function, generated from a precise internal comparator, provides fast system enable or shutdown. This feature allows redundant overvoltage protection, complementing the protection inside the main controller device, or provides safe system shutdown in the event of an overtemperature warning.
The wide input voltage range allows the driver to be compatible with both analog and digital PWM controllers.

Digital power controllers are supplied from a low voltage supply, and the driver is supplied from a higher voltage supply. The ADP362x/ADP363x family adds UVLO and hysteresis functions, allowing safe startup and shutdown of the higher voltage supply when used with low voltage digital controllers.
The device family is available in thermally enhanced SOIC_N_EP and MINI_SO_EP packaging to maximize high frequency and current switching in a small printed circuit board (PCB) area.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Timing $\%$ 日 ..... 
Absolute Maximum Ratings ..... 6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Typical Performance Characteristics ..... 9
Test Circuit ..... 11
REVISION HISTORY

7/09—Rev. 0 to Rev. A
Added ADP3623, ADP3625, ADP3633, and ADP3635

$\qquad$ ..... Universal
Changes to Features Section, General Description Section,
and Figure 1 ..... 1
Changes to Table 1 ..... 3
Added Figure 4; Renumbered Sequentially .....  4
Added Figure 7 ..... 7
Added Table 3; Renumbered Sequentially ..... 7
Added Figure 9 and Table 5. ..... 8
Changes to Figure 10 ..... 9
Theory of Operation ..... 12
Input Drive Requirements (INA, $\overline{\mathrm{INA}}, \mathrm{INB}, \overline{\mathrm{INB}}$, and SD).. 12Low-Side Drivers (OUTA, OUTB)12
Shutdown (SD) Function ..... 12
Overtemperature Protections ..... 12
Supply Capacitor Selection ..... 13
PCB Layout Considerations ..... 13
Parallel Operation ..... 13
Thermal Considerations ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 16
Changes to Figure 16 to Figure 19 Captions ..... 10
Changes to Figure 20. ..... 11
Changes to Figure 21, Input Drive Requirements (INA, INA, INB, INB, and SD) Section, and Figure 22 ..... 12
Changes to Figure 23 and Parallel Operation Section ..... 13
Changes to Design Example Section ..... 14
Changes to Ordering Guide ..... 16

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. ${ }^{1}$
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY <br> Supply Voltage Range <br> Supply Current <br> Standby Current | $\begin{aligned} & \mathrm{V}_{\mathrm{D}} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{SBY}} \end{aligned}$ | ADP3633/ADP3634/ADP3635 <br> ADP3623/ADP3624/ADP3625 <br> No switching, INA, $\overline{\text { INA }}$, INB, and $\overline{\text { INB }}$ disabled $S D=5 \mathrm{~V}$ | $\begin{aligned} & 9.5 \\ & 4.5 \end{aligned}$ | 1.2 1.2 | $\begin{aligned} & 18 \\ & 18 \\ & 3 \\ & 3 \end{aligned}$ | V <br> V <br> mA <br> mA |
| UVLO <br> Turn-On Threshold Voltage Turn-Off Threshold Voltage Hysteresis | $\mathrm{V}_{\text {Uvio on }}$ <br> $\mathrm{V}_{\text {UvLo_on }}$ <br> $\mathrm{V}_{\text {UvLo_off }}$ <br> $\mathrm{V}_{\text {UvLo off }}$ | $\mathrm{V}_{\mathrm{DD}}$ rising, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADP3633/ADP3634/ADP3635 <br> $V_{D D}$ rising, $T_{A}=25^{\circ} \mathrm{C}$, ADP3623/ADP3624/ADP3625 <br> $V_{\text {DD }}$ falling, $T_{A}=25^{\circ} \mathrm{C}$, ADP3633/ADP3634/ADP3635 <br> $V_{\text {DD }}$ falling, $T_{A}=25^{\circ} \mathrm{C}$, ADP3623/ADP3624/ADP3625 <br> ADP3633/ADP3634/ADP3635 <br> ADP3623/ADP3624/ADP3625 | $\begin{aligned} & 8.0 \\ & 3.8 \\ & 7.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 8.7 \\ & 4.2 \\ & 7.7 \\ & 3.9 \\ & 1.0 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 4.5 \\ & 8.5 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DIGITAL INPUTS (INA, $\overline{\overline{N A}}$, INB, $\overline{\text { INB }}$, SD) <br> Input Voltage High <br> Input Voltage Low <br> Input Current <br> SD Threshold High <br> SD Threshold Low <br> SD Hysteresis <br> Internal Pull-Up/Pull-Down Current | $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $I_{\text {IN }}$ <br> $\mathrm{V}_{\text {SD_H }}$ <br> $\mathrm{V}_{\text {SD_H }}$ <br> $\mathrm{V}_{\text {SD_L }}$ <br> $\mathrm{V}_{\text {SD_HYS }}$ | $\begin{aligned} & 0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 2.0 \\ -20 \\ 1.19 \\ 1.21 \\ 0.95 \\ 240 \end{gathered}$ | $\begin{aligned} & 1.28 \\ & 1.28 \\ & 1.0 \\ & 280 \\ & 6 \end{aligned}$ | $\begin{gathered} 0.8 \\ +20 \\ 1.38 \\ 1.35 \\ 1.05 \\ 320 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> V <br> V <br> V <br> mV <br> $\mu \mathrm{A}$ |
| OUTPUTS (OUTA, OUTB) <br> Output Resistance, Unbiased <br> Peak Source Current <br> Peak Sink Current |  | VDD = PGND <br> See Figure 20 <br> See Figure 20 |  | $\begin{aligned} & 80 \\ & 4 \\ & -4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| SWITCHING TIME <br> OUTA, OUTB Rise Time <br> OUTA, OUTB Fall Time <br> OUTA, OUTB Rising Propagation Delay <br> OUTA, OUTB Falling Propagation Delay <br> SD Propagation Delay Low <br> SD Propagation Delay High <br> Delay Matching Between Channels | $\mathrm{t}_{\text {RISE }}$ <br> $\mathrm{t}_{\text {fall }}$ <br> $t_{D 1}$ <br> $\mathrm{t}_{\mathrm{D} 2}$ <br> $\mathrm{t}_{\mathrm{dL} \text { _SD }}$ <br> $\mathrm{t}_{\mathrm{dH} \_ \text {SD }}$ | $C_{\text {LOAD }}=2.2 \mathrm{nF}$, see Figure 3 and Figure 4 <br> $C_{\text {LOAD }}=2.2 \mathrm{nF}$, see Figure 3 and Figure 4 <br> $\mathrm{C}_{\text {LOAD }}=2.2 \mathrm{nF}$, see Figure 3 and Figure 4 <br> $\mathrm{C}_{\text {LOAD }}=2.2 \mathrm{nF}$, see Figure 3 and Figure 4 <br> See Figure 2 <br> See Figure 2 |  | $\begin{aligned} & 10 \\ & 10 \\ & 14 \\ & 22 \\ & 32 \\ & 48 \\ & 2 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & 30 \\ & 35 \\ & 45 \\ & 75 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| OVERTEMPERATURE PROTECTION Overtemperature Warning Threshold Overtemperature Shutdown Threshold Temperature Hysteresis for Shutdown Temperature Hysteresis for Warning Overtemperature Warning Low | $\mathrm{T}_{\mathrm{w}}$ <br> $\mathrm{T}_{\text {SD }}$ <br> $\mathrm{T}_{\text {HYS_SD }}$ <br> $\mathrm{T}_{\text {HYs_w }}$ <br> $V_{\text {OTw_ol }}$ | See Figure 6 <br> See Figure 6 <br> See Figure 6 <br> See Figure 6 <br> Open drain, $-500 \mu \mathrm{~A}$ | $\begin{aligned} & 120 \\ & 150 \end{aligned}$ | $\begin{aligned} & 135 \\ & 165 \\ & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 150 \\ & 180 \\ & \\ & 0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \mathrm{~V} \end{aligned}$ |

[^0]
## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

TIMING \%' ( 3 ". 4


Figure 2. Shutdown Timing Diagram


Figure 3. Output Timing Diagram (Noninverting)


Figure 4. Output Timing Diagram (Inverting)



## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :---: | :---: |
| VDD | -0.3 V to +20 V |
| OUTA, OUTB |  |
| DC | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| <200 ns | -2 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| INA, $\overline{I N A}, ~ I N B, ~ \overline{I N B}$, and SD | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| ESD |  |
| Human Body Model (HBM) | 3.5 kV |
| Field Induced Charged Device Model (FICDM) |  |
| SOIC_N_EP | 1.5 kV |
| MINI_SO_EP | 1.0 kV |
| $\theta_{\text {JA, }}$ JEDEC 4-Layer Board |  |
| SOIC_N_EP ${ }^{1}$ | $59^{\circ} \mathrm{C} / \mathrm{W}$ |
| MINI_SO_EP ${ }^{1}$ | $43^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $260^{\circ} \mathrm{C}$ |

${ }^{1} \theta_{\text {JA }}$ is measured per JEDEC standards, JESD51-2, JESD51-5, and JESD51-7, as appropriate with the exposed pad soldered to the PCB.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 7. ADP3623/ADP3633 Pin Configuration

Table 3. ADP3623/ADP3633 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | SD | Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low. |
| 2 | INA | Inverting Input Pin for Channel A Gate Driver. |
| 3 | PGND | Ground. This pin should be closely connected to the source of the power MOSFET. |
| 4 | $\overline{\text { INB }}$ | Inverting Input Pin for Channel B Gate Driver. |
| 5 | OUTB | Output Pin for Channel B Gate Driver. |
| 6 | VDD | Power Supply Voltage. Bypass this pin to PGND with a $\sim 1 \mu \mathrm{~F}$ to $5 \mu \mathrm{~F}$ ceramic capacitor. |
| 7 | OUTA | Output Pin for Channel A Gate Driver. |
| 8 | $\overline{\text { OTW }}$ | Overtemperature Warning Flag. Open drain, active low. |



## NOTES

1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.

Figure 8. ADP3624/ADP3634 Pin Configuration

Table 4. ADP3624/ADP3634 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | SD | Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low. |
| 2 | INA | Input Pin for Channel A Gate Driver. |
| 3 | PGND | Ground. This pin should be closely connected to the source of the power MOSFET. |
| 4 | INB | Input Pin for Channel B Gate Driver. |
| 5 | OUTB | Output Pin for Channel B Gate Driver. |
| 6 | VDD | Power Supply Voltage. Bypass this pin to PGND with a $\sim 1 \mu \mathrm{~F}$ to $5 \mu \mathrm{~F}$ ceramic capacitor. |
| 7 | OUTA | Output Pin for Channel A Gate Driver. |
| 8 | OTW | Overtemperature Warning Flag. Open drain, active low. |

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

| SD 1 | ADP3625 | 8 OTW |
| :---: | :---: | :---: |
| $\overline{\mathrm{INA}} 2$ | ADP3625 | 7 OUTA |
| PGND 3 | TOP VIEW | 6 VDD |
| INB 4 | (Not to Scale) | 5 OUtB |

NOTES

1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY

CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS
ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE
SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.
Figure 9. ADP3625/ADP3635 Pin Configuration

Table 5. ADP3625/ADP3635 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | SD | Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low. |
| 2 | INA | Inverting Input Pin for Channel A Gate Driver. |
| 3 | PGND | Ground. This pin should be closely connected to the source of the power MOSFET. |
| 4 | INB | Input Pin for Channel B Gate Driver. |
| 5 | OUTB | Output Pin for Channel B Gate Driver. |
| 6 | VDD | Power Supply Voltage. Bypass this pin to PGND with a $\sim 1 \mu F$ to $5 \mu$ F ceramic capacitor. |
| 7 | OUTA | Output Pin for Channel A Gate Driver. |
| 8 | OTW | Overtemperature Warning Flag. Open drain, active low. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. UVLO vs. Temperature


Figure 11. Rise and Fall Times vs. Temperature


Figure 12. Propagation Delay vs. Temperature


Figure 13. Rise and Fall Times vs. $V_{D D}$


Figure 14. Propagation Delay vs. $V_{D D}$


Figure 15. Shutdown Threshold vs. Temperature

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635



Figure 16. Typical Rise Propagation Delay (Noninverting)


Figure 17. Typical Fall Propagation Delay (Noninverting)


Figure 18. Typical Rise Time (Noninverting)


Figure 19. Typical Fall Time (Noninverting)

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## TEST CIRCUIT



## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## THEORY OF OPERATION

The ADP362x/ADP363x family of dual drivers is optimized for driving two independent enhancement N -channel MOSFETs or insulated gate bipolar transistors (IGBTs) in high switching frequency applications.
These applications require high speed, fast rise and fall times, as well as short propagation delays. The capacitive nature of the aforementioned gated devices requires high peak current capability as well.

## ADP3623/ADP3624/ADP3625

ADP3633/ADP3634/ADP3635


Figure 21. Typical Application Circuit

## INPUT DRIVE REQUIREMENTS (INA, $\overline{\text { INA }}$, INB, $\overline{\text { INB }}$, AND SD)

The ADP362x/ADP363x family inputs are designed to meet the requirements of modern digital power controllers; the signals are compatible with 3.3 V logic levels. At the same time, the input structure allows for input voltages as high as $\mathrm{V}_{\mathrm{DD}}$.
The signals applied to the inputs (INA, $\overline{\text { INA }}$, INB, and $\overline{\text { INB }}$ ) should have steep and clean fronts. It is not recommended to apply slow changing signals to drive these inputs because they can result in multiple switching when the thresholds are crossed, causing damage to the power MOSFET or IGBT.
An internal pull-down resistor is present at the input, which guarantees that the power device is off in the event that the input is left floating.
The SD input has a precision comparator with hysteresis and is therefore suitable for slow changing signals (such as a scaled down output voltage); see the Shutdown (SD) Function section for more details on this comparator.

## LOW-SIDE DRIVERS (OUTA, OUTB)

The ADP362x/ADP363x family of dual drivers is designed to drive ground referenced N -channel MOSFETs. The bias is internally connected to the $V_{D D}$ supply and PGND.
When the ADP362x/ADP363x family is disabled, both low-side gates are held low. An internal impedance is present between the OUTA/OUTB pins and GND, even when $V_{D D}$ is not present;
this feature ensures that the power MOSFET is normally off when bias voltage is not present.
When interfacing the ADP362x/ADP363x family to external MOSFETs, the designer should consider ways to make a robust design that minimizes stresses on both the driver and the MOSFETs. These stresses include exceeding the short time duration voltage ratings on the OUTA and OUTB pins, as well as the external MOSFET.

Power MOSFETs are usually selected to have a low on resistance to minimize conduction losses, which usually implies a large input gate capacitance and gate charge.

## SHUTDOWN (SD) FUNCTION

The ADP362x/ADP363x family features an advanced shutdown function, with accurate threshold and hysteresis.
The SD signal is an active high signal. An internal pull-up is present on this pin and, therefore, it is necessary to pull down the pin externally for drivers to operate normally.

In some power systems, it is sometimes necessary to provide an additional overvoltage protection (OVP) or overcurrent protection (OCP) shutdown signal to turn off the power devices (MOSFETs or IGBTs) in case of failure of the main controller.
An accurate internal reference is used for the SD comparator so that it can be used to detect OVP or OCP fault conditions.


Figure 22. Shutdown Function Used for Redundant OVP

## OVERTEMPERATURE PROTECTIONS

The ADP362x/ADP363x family provides two levels of overtemperature protections:

- Overtemperature warning (OTW)
- Overtemperature shutdown

The overtemperature warning is an open-drain logic signal and is active low. In normal operation, when no thermal warning is present, the signal is high, whereas when the warning threshold is crossed, the signal is pulled low.


Figure 23. $\overline{O T W}$ Signaling Scheme Example
The $\overline{\mathrm{OTW}}$ open-drain configuration allows connection of multiple devices to the same warning bus in a wire-ORed configuration, as shown in Figure 23.

The overtemperature shutdown turns off the device to protect it in the event that the die temperature exceeds the absolute maximum limit in Table 2.

## SUPPLY CAPACITOR SELECTION

For the supply input ( $\mathrm{V}_{\mathrm{DD}}$ ) of the ADP362x/ADP363x family, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents that are drawn.

An improper decoupling can dramatically increase the rise times, cause excessive resonance on the OUTA and OUTB pins, and, in some extreme cases, even damage the device, due to inductive overvoltage on the VDD or OUTA/OUTB pins.
The minimum capacitance required is determined by the size of the gate capacitances being driven, but as a general rule, a $4.7 \mu \mathrm{~F}$, low ESR capacitor should be used. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Use a smaller ceramic capacitor ( 100 nF ) with a better high frequency characteristic in parallel to the main capacitor to further reduce noise.
Keep the ceramic capacitor as close as possible to the ADP362x/ ADP363x device, and minimize the length of the traces going from the capacitor to the power pins of the device.

## PCB LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards (PCBs):

- Trace out the high current paths and use short, wide ( $>40 \mathrm{mil}$ ) traces to make these connections.
- Minimize trace inductance between the OUTA and OUTB outputs and MOSFET gates.
- Connect the PGND pin of the ADP362x/ADP363x device as closely as possible to the source of the MOSFETs.
- Place the $\mathrm{V}_{\mathrm{DD}}$ bypass capacitor as close as possible to the VDD and PGND pins.
- Use vias to other layers, when possible, to maximize thermal conduction away from the IC.

Figure 24 shows an example of the typical layout based on the preceding guidelines.



Figure 24. External Component Placement Example
Note that the exposed pad of the package is not directly connected to any pin of the package, but it is electrically and thermally connected to the die substrate, which is the ground of the device.

## PARALLEL OPERATION

The two driver channels present in the ADP3623/ADP3633 or ADP3624/ADP3634 devices can be combined to operate in parallel to increase drive capability and minimize power dissipation in the driver.
The connection scheme for the ADP3624/ADP3634 devices is shown in Figure 25. In this configuration, INA and INB are connected together, and OUTA and OUTB are connected together.
Particular attention must be paid to the layout in this case to optimize load sharing between the two drivers.


Figure 25. Parallel Operation

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

## THERMAL CONSIDERATIONS

When designing a power MOSFET gate drive, the maximum power dissipation in the driver must be considered to avoid exceeding maximum junction temperature.

Data on package thermal resistance is provided in Table 2 to help the designer in this task.
There are several equally important aspects that must be considered.

- Gate charge of the power MOSFET being driven
- Bias voltage value used to power the driver
- Maximum switching frequency of operation
- Value of external gate resistance
- Maximum ambient (and PCB) temperature
- Type of package

All of these factors influence and limit the maximum allowable power dissipated in the driver.

The gate of a power MOSFET has a nonlinear capacitance characteristic. For this reason, although the input capacitance is usually reported in the MOSFET data sheet as $\mathrm{C}_{\text {ISS }}$, it is not useful to calculate power losses.
The total gate charge necessary to turn on a power MOSFET device is usually reported on the device data sheet under $\mathrm{Q}_{\mathrm{G}}$. This parameter varies from a few nanocoulombs ( nC ) to several hundreds of nC , and is specified at a specific $\mathrm{V}_{\mathrm{GS}}$ value ( 10 V or 4.5 V ).
The power necessary to charge and then discharge the gate of a power MOSFET can be calculated as:

$$
P_{G A T E}=V_{G S} \times Q_{G} \times f_{S W}
$$

where:
$V_{G S}$ is the bias voltage powering the driver (VDD).
$Q_{G}$ is the total gate charge.
$f_{S W}$ is the maximum switching frequency.
The power dissipated for each gate ( $\mathrm{P}_{\text {GATE }}$ ) still needs to be multiplied by the number of drivers (in this case, 1 or 2 ) being used in each package, and it represents the total power dissipated in charging and discharging the gates of the power MOSFETs.
Not all of this power is dissipated in the gate driver because part of it is actually dissipated in the external gate resistor, $\mathrm{R}_{\mathrm{G}}$. The larger the external gate resistor is, the smaller the amount of power that is dissipated in the gate driver.
In modern switching power applications, the value of the gate resistor is kept at a minimum to increase switching speed and minimize switching losses.

In all practical applications where the external resistor is in the order of a few ohms, the contribution of the external resistor can be neglected, and the extra loss is assumed in the driver, providing a good guard band to the power loss calculations.
In addition to the gate charge losses, there are also dc bias losses, due to the bias current of the driver. This current is present regardless of the switching.

$$
P_{D C}=V_{D D} \times I_{D D}
$$

The total estimated loss is the sum of $\mathrm{P}_{\mathrm{DC}}$ and $\mathrm{P}_{\mathrm{GATE}}$.

$$
P_{\text {LOSS }}=P_{D C}+\left(n \times P_{G A T E}\right)
$$

where $n$ is the number of gates driven.
When the total power loss is calculated, the temperature increase can be calculated as

$$
\Delta T_{J}=P_{\text {LOSS }} \times \theta_{J A}
$$

## Design Example

For example, consider driving two IRFS4310Z MOSFETs with a $\mathrm{V}_{\mathrm{DD}}$ of 12 V at a switching frequency of 300 kHz , using an ADP3624 in the SOIC_N_EP package.

The maximum PCB temperature considered for this design is $85^{\circ} \mathrm{C}$.
From the MOSFET data sheet, the total gate charge is $\mathrm{Q}_{\mathrm{G}}=120 \mathrm{nC}$.

$$
\begin{aligned}
& P_{G A T E}=12 \mathrm{~V} \times 120 \mathrm{nC} \times 300 \mathrm{kHz}=432 \mathrm{~mW} \\
& P_{D C}=12 \mathrm{~V} \times 1.2 \mathrm{~mA}=14.4 \mathrm{~mW} \\
& P_{\text {LOSS }}=14.4 \mathrm{~mW}+(2 \times 432 \mathrm{~mW})=878.4 \mathrm{~mW}
\end{aligned}
$$

From the MOSFET data sheet, the SOIC_N_EP thermal resistance is $59^{\circ} \mathrm{C} / \mathrm{W}$.

$$
\begin{aligned}
& \Delta T_{J}=878.4 \mathrm{~mW} \times 59^{\circ} \mathrm{C} / \mathrm{W}=51.8^{\circ} \mathrm{C} \\
& T_{J}=T_{A}+\Delta T_{J}=136.8^{\circ} \mathrm{C} \leq T_{J M A X}
\end{aligned}
$$

This estimated junction temperature does not factor in the power dissipated in the external gate resistor and, therefore, provides a certain guard band.
If a lower junction temperature is required by the design, the MINI_SO_EP package can be used, which provides a thermal resistance of $43^{\circ} \mathrm{C} / \mathrm{W}$, so that the maximum junction temperature is

$$
\begin{aligned}
& \Delta T_{J}=878.4 \mathrm{~mW} \times 43^{\circ} \mathrm{C} / \mathrm{W}=37.7^{\circ} \mathrm{C} \\
& T_{J}=T_{A}+\Delta T_{J}=122.7^{\circ} \mathrm{C} \leq T_{J M A X}
\end{aligned}
$$

Other options to reduce power dissipation in the driver include reducing the value of the $V_{D D}$ bias voltage, reducing switching frequency, and choosing a power MOSFET with smaller gate charge.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-A A
CONTROLLING DIMENSIONS ARE IN MILLIMETER; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 26. 8-Lead Standard Small Outline Package, with Exposed Pad [SOIC_N_EP]
Narrow Body (RD-8-1)
Dimensions shown in millimeters and (inches)


Figure 27. 8-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP] (RH-8-1)
Dimensions shown in millimeters

## ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

ORDERING GUIDE

| Model | UVLO Option | Temperature Range | Package Description | Package Option | Ordering Quantity | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADP3623ARDZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), 13" Tape and Reel | RD-8-1 | 2,500 |  |
| ADP3623ARHZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel | RH-8-1 | 3,000 | P3 |
| ADP3624ARDZ ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP) | RD-8-1 |  |  |
| ADP3624ARDZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), Tape Reel | RD-8-1 | 2,500 |  |
| ADP3624ARHZ ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP) | RH-8-1 |  | P4 |
| ADP3624ARHZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), Tape Reel | RH-8-1 | 3,000 | P4 |
| ADP3625ARDZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel | RD-8-1 | 2,500 |  |
| ADP3625ARHZ-RL ${ }^{1}$ | 4.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel | RH-8-1 | 3,000 | P5 |
| ADP3633ARDZ-RL ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel | RD-8-1 | 2,500 |  |
| ADP3633ARHZ-RL ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel | RH-8-1 | 3,000 | L3 |
| ADP3634ARDZ ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP) | RD-8-1 |  |  |
| ADP3634ARDZ-RL ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel | RD-8-1 | 2,500 |  |
| ADP3634ARHZ ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP) | RH-8-1 |  | L4 |
| ADP3634ARHZ-RL ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel | RH-8-1 | 3,000 | L4 |
| ADP3635ARDZ-RL ${ }^{1}$ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel | RD-8-1 | 2,500 |  |
| ADP3635ARHZ-RL¹ | 9.5 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel | RH-8-1 | 3,000 | L5 |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P


[^0]:    ${ }^{1}$ All limits at temperature extremes guaranteed via correlation using standard statistical quality control (SQC) methods.

