

# Ultralow Power Boost Regulator with MPPT and Charge Management

Data Sheet ADP5090

#### **FEATURES**

Boost regulator with maximum power point tracking (MPPT)
Hysteretic controller for best ultralight load efficiency
320 nA ultralow quiescent current (CBP ≥ MINOP)
260 nA ultralow quiescent current (CBP < MINOP)
Input voltage operation range from 80 mV to 3.3 V
Cold start from 380 mV (typical) with charge pump
Open circuit voltage (OCV) sensing for MPPT
Programmable MPPT ratio for photovoltaic (PV) or
thermoelectric generator (TEG) energy sources
Programmable shutdown point on MINOP pin
Energy storage management

Programmable voltage monitor (2.2 V to 5.2 V) to support charging and prevent overcharging or overdischarging Power path management for an optional backup primary cell battery connected to the BACK UP pin

Radio frequency (RF) transmission friendly

Temporary shutdown boost regulator via microcontroller

(MCU) communication

#### **APPLICATIONS**

PV cell energy harvesting
TEG energy harvesting
Battery regulator powered by solar panel
Industrial monitoring
Self powered wireless sensor devices
Portable and wearable devices with energy harvesting

#### **GENERAL DESCRIPTION**

The ADP5090 is an integrated boost regulator that converts dc power from PV cells or TEGs. The device charges storage elements such as rechargeable Li-Ion batteries, thin film batteries, super capacitors, and conventional capacitors, and powers up small electronic devices and battery-free systems.


The ADP5090 provides efficient conversion of the harvested limited power from a 16  $\mu W$  to 200 mW range with sub- $\mu W$  operation losses. With the internal cold-start circuit, the regulator can start operating at an input voltage as low as 380 mV. After cold startup, the regulator is functional at an input voltage range of 80 mV to 3.3 V.

By sensing the input voltage at the VIN pin, the control loop keeps the input voltage ripple in a fixed range to maintain stable dcto-dc boost conversion. The VIN OCV sensing and programmable regulation points of the input voltage allow extraction of the highest possible energy from the PV cell or TEG harvester. A programmable minimum operation threshold (MINOP)

#### Rev. C Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### TYPICAL APPLICATION CIRCUIT



enables boost shutdown during a low light condition. In addition, the DIS\_SW pin can temporarily shut down the boost regulator and is RF transmission friendly.

The charging control function of ADP5090 protects rechargeable energy storage, which is achieved by monitoring the battery voltage with programmable charging termination voltage and shutdown discharging voltage. In addition, a programmable PGOOD flag monitors the SYS voltage.

An optional primary cell battery can be connected and managed by an integrated power path management control block that automatically switches the power source from the energy harvester, rechargeable battery, and primary cell battery.

The ADP5090 is available in a 16-lead, 3 mm  $\times$  3 mm LFCSP and is rated for a  $-40^{\circ}$ C to  $+125^{\circ}$ C junction temperature range.

# **TABLE OF CONTENTS**

Applications
Typical Application Circuit1
General Description1
Revision History2
Specifications
Absolute Maximum Ratings 4
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Detailed Functional Block Diagram
Theory of Operation
Cold Startup ( $V_{SYS} < V_{SYS\_TH}$ , $V_{In} > V_{IN\_COLD}$ )
Boost Regulator ( $V_{BAT\_TERM} > V_{SYS} \ge V_{SYS\_TH}$ )
VIN Open Circuit and MPPT12
Energy Storage Charge Management
Backup Storage Path13
MINOP Function
REVISION HISTORY
12/15—Rev. B to Rev. C
Changes to Figure 10, Figure 12, and Figure 13
Changes to Power Good (PGOOD) Section14
Updated Outline Dimensions
0/15 P 44 P P
8/15—Rev. A to Rev. B Changes to Input Book Current Parameter and BACK, LID
Changes to Input Peak Current Parameter and BACK_UP
Current Canability Parameter Table 1
Current Capability Parameter, Table 1
Added Figure 10, Figure 12, Figure 13, and Figure 14;
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially
Added Figure 10, Figure 12, Figure 13, and Figure 14; Renumbered Sequentially

	Disabling Boost	13
	Battery Overcharging Protection	13
	Battery Discharging Protection	13
	Power Good (PGOOD)	14
	Power Path Working Flow	15
	Current Limit and Short-Circuit Protection	15
	Thermal Shutdown	15
A	pplications Information	16
	Energy Harvester Selection	16
	Energy Storage Element Selection	16
	Inductor Selection	16
	Capacitor Selection	16
	Layout and Assembly Considerations	17
T	ypical Application Circuits	18
Fa	actory Programmable Options	20
О	outline Dimensions	21
	Ordering Guide	21

# **SPECIFICATIONS**

 $V_{IN}$  = 1.2 V,  $V_{SYS}$  =  $V_{BAT}$  = 3 V,  $T_J$  =  $-40^{\circ}$ C to 125°C for minimum/maximum specifications and  $T_A$  = 25°C for typical specifications, unless otherwise noted. External components and inductor (L) = 22  $\mu$ H,  $C_{IN}$  = 4.7  $\mu$ F,  $C_{SYS}$  = 4.7  $\mu$ F.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
COLD-START CIRCUIT						
Minimum Input Voltage for Cold-Start	$V_{IN\_COLD}$	$V_{SYS} = 0 \text{ V, } 0^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$		380	440	mV
Minimum Input Power for Cold-Start	P <sub>IN_COLD</sub>			16		μW
End of Cold-Start Operation Threshold	$V_{SYS\_TH}$		1.8	1.93	2.03	V
End of Cold-Start Operation Hysteresis	V <sub>SYS_HYS</sub>			125		mV
BOOST REGULATOR						
Input Voltage Operation Range	V <sub>IN</sub>	Cold-start completed	0.1		3.3	V
Input Power Operation Range	P <sub>IN</sub>	Cold-start completed, $V_{IN} = 0.5 \text{ V}$	0.01		200	mW
Input Peak Current	I <sub>IN_PEAK</sub>	Factory trim, 1 bit (Option 0)		100	135	mA
		Factory trim, 1 bit (Option 1)		195	250	mA
Low-Side Switch on Resistance	R <sub>LS_DS_ON</sub>			1.25	1.71	Ω
High-Side Switch on Resistance	R <sub>HS_DS_ON</sub>			1.38	1.88	Ω
SYS Switch on Resistance	R <sub>SYS_DS_ON</sub>			0.48	0.70	Ω
DIS_SW High Voltage	DIS_SW <sub>HIGH</sub>		1			V
DIS_SW Low Voltage	DIS_SW <sub>LOW</sub>				0.5	V
DIS_SW Delay	t <sub>DIS_DELAY</sub>			1		μs
VIN CONTROL AND REGULATION						
VIN Open Circuit Voltage Sampling Cycle	T <sub>VOC_CYCLE</sub>			19		S
VIN Open Circuit Voltage Sampling Time	T <sub>VOC_SAMPL</sub>			296		ms
MINOP Bias Current	I <sub>MINOP</sub>		1.45	2	2.55	μΑ
MINOP Operation Voltage Range	V <sub>MINOP</sub>				1	V
ENERGY STORAGE MANAGEMENT						
Operating Quiescent Current of SYS Pin	I <sub>Q SYS</sub>	$V_{IN} > V_{CBP} \ge V_{MINOP}, V_{SYS} > V_{BAT SD}$		320	580	nA
Sleeping Quiescent Current of SYS Pin	I <sub>IQ_SLEEP_SYS</sub>	V <sub>CBP</sub> < V <sub>MINOP</sub> , V <sub>SYS</sub> > V <sub>BAT_SD</sub>		260	480	nA
Internal Reference Voltage	$V_{REF}$		1.14	1.21	1.28	V
Battery Stop Discharging Threshold	V <sub>BAT_SD</sub>		2		$V_{\text{BAT\_TERM}}$	V
Battery Stop Discharging Hysteresis Resistor	R <sub>BAT_SD_HYS</sub>		65	103.5	150	kΩ
Battery Terminal Charging Threshold	V <sub>BAT_TERM</sub>		2.2		5.2	V
Battery Terminal Charging Hysteresis	V <sub>BAT_TERM_HYS</sub>			3	3.7	%
PGOOD Falling Threshold at SYS Pin	V <sub>SYS_PG</sub>		$V_{BAT\_SD}$		$V_{\text{BAT\_TERM}}$	V
PGOOD Hysteresis Resistor at SYS Pin	R <sub>SYS_PG_HYS</sub>		65	103.5	150	kΩ
PGOOD Pull-Up Resistor				11.8	17	kΩ
PGOOD Pull-Down Resistor				11.8	17	kΩ
Battery Switch on Resistance	R <sub>BAT_SW_ON</sub>			0.55	0.73	Ω
Battery Current Capability	I <sub>BAT</sub>				800	mA
Leakage Current at BAT Pin	I <sub>BAT_LEAK</sub>	$V_{BAT} = 2 \text{ V}, V_{BAT\_SD} = 2.2 \text{ V}, V_{SYS} = 2 \text{ V}$		15	50	nA
, and the second	_	$V_{BAT} = 3.3 \text{ V}, V_{BAT\_SD} = 2.2 \text{ V}, V_{SYS} = 0 \text{ V}$		0.5	20	nA
BACK_UP POWER PATH		-				
BACK_UP Switches on Resistance	R <sub>BKP</sub> SW ON	$V_{SYS} = V_{BACK\_UP} = 3 V$		1.18	1.60	Ω
BACK_UP and BAT Comparator Offset	V <sub>BKP</sub> OFFSET	V <sub>SYS</sub> ≥ V <sub>SYS</sub> TH	135	185	250	mV
BACK_UP and BAT Comparator Hysteresis	V <sub>BAT_HYS</sub>	V <sub>SYS</sub> ≥ V <sub>SYS_TH</sub>	55	75	100	mV
BACK_UP Current Capability	I <sub>BKP</sub>	$V_{SYS} \ge V_{SYS\_TH}$		400	520	mA
		Plug in the backup battery first		250		μΑ
Leakage Current at BACK_UP Pin	I <sub>BKP_LEAK</sub>	$V_{BACK\_UP} = V_{SYS} = V_{BAT} = 3 \text{ V}$		6	18	nA
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	T <sub>SHDN</sub>	$V_{SYS} \ge V_{SYS\_TH}$		125		°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	3.5		15		°C

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
VIN, MPPT, CBP, MINOP	-0.3 V to +3.6 V
DIS_SW, TERM, SETPG, SETSD, PGOOD, REF to AGND	-0.3 V to +6.0 V
SW, SYS, BAT, BACK_UP to PGND	-2.0 V to +6.0 V
PGND to GND	-0.3 V to +0.3 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

 $\theta_{\text{JA}}$  is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3.

Package Type	θ <sub>JA</sub>	<b>Ө</b> зс	Unit
16-Lead LFCSP	53.1	4.55	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	SETSD	Shutdown Setting. This pin sets the shutdown discharging voltage based on the BAT node voltage level.
2	TERM	Termination Charging Voltage. This pin sets the terminal charging voltage based on the BAT node voltage level.
3	AGND	Analog Ground. Connect the exposed pad to the analog ground on the board.
4	MINOP	Minimum Operating Power. Place a resistor on this pin to set the minimum operation input voltage level. The boost regulator starts switching after the CBP voltage exceeds the MINOP voltage. Connect this pin to AGND to disable MINOP function.
5	MPPT	Maximum Power Point Tracking. This pin sets the maximum power point tracking level for different energy harvesters. To disable MPPT, float this pin.
6	СВР	Capacitor Bypass. Samples and holds the maximum power point level. Connect a 10 nF capacitor from this pin to AGND. When MPPT is disabled, tie CBP to an external reference that is lower than VIN.
7	VIN	Input Supply from Energy Harvester Source. Connect at least a 4.7 $\mu$ F capacitor as close as possible between this pin and PGND.
8	PGND	Power Ground.
9	SW	Switching Node for the Inductive Boost Regulator with a Connection to the External Inductor. Connect a 22 $\mu$ H inductor between this pin and VIN.
10	BAT	Places Rechargeable Battery or Super Capacitor as a Storage for SYS Output Supply.
11	SYS	Output Supply to System Load. Connect at least a 4.7 µF capacitor as close as possible between this pin and PGND.
12	BACK_UP	Optional Input Supply from the Backup Primary Battery Cell.
13	PGOOD	Output Supply. Maintain a logic high signal when SYS voltage is higher than the SETPG threshold.
14	DIS_SW	Control Signal from the MCU or RF Transceiver. Stop the main boost switching by pulling this pin high. Enable the main boost switching by pulling this pin low.
15	REF	Provides Bias Voltage for the SETSD, TERM, and SETPG Pins. Connect the high side of the resistor divider networks to this bias voltage.
16	SETPG	Sets Power Good Voltage Based on the SYS Node Voltage Level.
	EPAD	Exposed Pad. The exposed pad must be connected to AGND.

## TYPICAL PERFORMANCE CHARACTERISTICS

 $I_{VIN} = 5 \text{ mA}, V_{BAT\_TERM} = 3.5 \text{ V}, V_{SYS\_PG} = 3.0 \text{ V}, V_{BAT\_SD} = 2.4 \text{ V}, MPPT \text{ ratio (OCV)} = 80\%, L = 22 \mu\text{H}, C_{IN} = C_{SYS} = 4.7 \mu\text{F}, C_{CBP} = 10 \text{ nF}.$ 




Figure 3. Efficiency vs. Input Voltage,  $I_{IN} = 10 \mu A$ 




Figure 4. Efficiency vs. Input Voltage,  $I_{IN} = 10 \text{ mA}$ 




Figure 5. Efficiency vs. Input Current,  $V_{IN} = 0.5 \text{ V}$ 




Figure 6. Efficiency vs. Input Voltage,  $I_{IN} = 100 \mu A$ 




Figure 7. Efficiency vs. Input Current,  $V_{IN} = 0.2 \text{ V}$ 




Figure 8. Efficiency vs. Input Current,  $V_{IN} = 1 \text{ V}$ 




Figure 9. Efficiency vs. Input Current,  $V_{IN} = 2 V$ 




Figure 10. ADP5090ACPZ-2-R7 Efficiency vs. Input Current,  $V_{IN} = 1 \text{ V}$ 




Figure 11. Quiescent Current vs. SYS Voltage ( $V_{MPPT} \ge V_{MINOP}$ )




Figure 12. ADP5090ACPZ-2-R7 Efficiency vs. Input Current,  $V_{IN} = 0.5 \text{ V}$ 




Figure 13. ADP5090ACPZ-2-R7 Efficiency vs. Input Current,  $V_{IN} = 2 V$ 




Figure 14. Quiescent Current vs. SYS Voltage ( $V_{MPPT} < V_{MINOP}$ )




Figure 15. BAT Leakage Current vs. BAT Voltage




Figure 16. Startup with 100  $\mu$ F Battery,  $V_{BAT} > V_{BAT\_SD}$ 




Figure 17. Startup with 100  $\mu$ F Battery,  $V_{BAT} < V_{BAT\_SD}$ 




Figure 18. BACK\_UP Leakage Current vs. BACK\_UP Voltage




Figure 19. Startup with Empty 100 μF Battery




Figure 20. PGOOD Function Waveform




Figure 21. Output Ripple of TERM Function with 100 μA Load




Figure 22. Main Boost PFM Waveform with 200 μA Load




Figure 23. Battery Protection Function Waveform




Figure 24. MPPT Sampling Cycle Waveform




Figure 25. Backup Function,  $V_{BACK\_UP} < V_{BAT}$ 




Figure 26. MINOP Function Waveform




Figure 27. Backup Function,  $V_{BACK\_UP} > V_{BAT}$ 




Figure 28. DIS\_SW Function Waveform

# **DETAILED FUNCTIONAL BLOCK DIAGRAM**




Figure 29. Detailed Functional Block Diagram

### THEORY OF OPERATION

The ADP5090 combines a nano powered boost regulator with a storage elements management controller. It converts power from low voltage, high impedance dc sources such as PV cells, TEGs, and piezoelectric modules. The device stores power in the rechargeable battery or capacitor with storage protection, and provides power to the load. It can also control an additional power path from a primary battery cell to the system.

The ADP5090 includes a cold start up circuit, a synchronous boost controller with integrated MOSFETs, a charge controller with an integrated switch, and switches for the backup power path. The boost can be stopped temporarily by an external signal to prevent interference with RF transmission.

## COLD STARTUP ( $V_{SYS} < V_{SYS}$ TH, $V_{IN} > V_{IN}$ COLD)

The cold startup circuit is required when the VIN pin is above  $V_{\rm IN\_COLD}$ , and the energy storage voltage at the SYS pin is below  $V_{\rm SYS\_TH}$ , above which the boost regulator and energy storage controller start working. The charge-pump cold startup circuit extracts the energy available at the VIN pin and charges the capacitors at the SYS pin and the BAT pin up to  $V_{\rm SYS\_TH}$ . The energy harvester must supply sufficient power to complete cold startup (see the Energy Harvester Selection section for more information). The cold start circuit, with lower efficiency compared to the boost regulator, can achieve a short startup time, creating a low shutdown current system load enabled by the PGOOD signal. To bypass the cold startup, place a primary battery at the BACK\_UP pin (see the Backup Storage Path section for more information).

#### BOOST REGULATOR (V<sub>BAT TERM</sub> > V<sub>SYS</sub> ≥ V<sub>SYS TH</sub>)

The switching mode synchronous boost regulator, with an external inductor connected between the VIN and SW pins, operates in pulse frequency mode (PFM), transferring energy stored in the input capacitor to the system load (SYS) and energy storage connected to the BAT pin. The boost control loop regulates the VIN voltage at the level sampled at the MPPT pin and stored at the capacitor connected to the CBP pin. To maintain the high efficiency of the regulator across a wide input power range, the current sense circuitry employs the internal dither peak current limit to control the inductor current.

The boost regulator operation turns off the SYS and BAT switches as an asynchronous mode via the energy storage controller when the BAT pin voltage is below the battery discharging protection threshold programmed at the SETSD pin, or stops switching when the BAT pin voltage is above the battery overcharging threshold programmed at the TERM pin. The boost regulator is disabled when the voltage of the CBP pin decreases to the threshold set by the resistor at the MINOP pin. In addition, the boost is periodically stopped by the open voltage sampling circuit, and can be temporary disabled by driving the DIS\_SW pin high.

#### **VIN OPEN CIRCUIT AND MPPT**

The boost regulation reference is the VIN pin open circuit voltage scaled to a ratio programmed by the resistor divider at the MPPT pin. This voltage is periodically sampled and stored in the capacitor connected to the CBP pin. This storage keeps the VIN voltage operating at the level of maximum power points available from the energy harvester at the input of the ADP5090. The reference voltage refreshes every 19 sec by periodically disabling the boost regulator for 296 ms and sampling the open circuit voltage. The reference voltage is set by the following equation:

$$V_{MPPT} = V_{IN} \left( Open \, Circuit \right) \left( \frac{R_{OCI}}{R_{OCI} + R_{OC2}} \right) \tag{1}$$

The typical MPPT ratio depends on the type of harvester. For example, it is around 0.8 for PV cells, and 0.5 for TEGs. The MPPT can be disabled and left floating. Set the CBP pin to an external voltage reference lower than the VIN voltage. If the input source is an ideal voltage source, connect the MPPT and CBP pins to ground.

#### **ENERGY STORAGE CHARGE MANAGEMENT**

Energy storage is connected to the BAT pin. The storage can be a rechargeable battery, super capacitor, or  $100~\mu F$  or larger capacitor. The energy storage controller manages the charging and discharging operations, monitors the SYS pin voltage, and asserts the PGOOD signal high when it is above the threshold programmed at the SETPG pin.

When the BAT pin voltage exceeds the charging protection threshold programmed at the TERM pin, the boost operation terminates to prevent battery overcharging. The overcharging protection threshold is programmable from 2.2 V to 5.2 V. When the BAT voltage drops below the discharging protection threshold level programmed at SETSD pin, the switches between the BAT pin and SYS pin are opened to prevent a deep, destructive battery discharge, and the boost reaches asynchronous mode. Although there is no current limit at the SYS and BAT pins, it is recommended to limit the system load current to lower than 800 mA. The large system load current generates a droop between the SYS pin and the rechargeable battery at the BAT pin, with consideration given to the resistance of the SYS switch, the BAT switch, and the rechargeable battery internal resistance.

When no input source is attached, discharge the SYS pin to ground before attaching a storage element to the BAT pin. After hot plugging a charged storage element, release the SYS pin because the SYS voltage below  $V_{\text{SYS\_TH}}$  results in the BAT switch remaining off to protect the storage element until the SYS voltage reaches  $V_{\text{SYS\_TH}}$ . This can be described as store mode, a state with the lowest leakage (0.5 nA, typical) that allows a long store period without discharging the storage element on BAT.

#### **BACKUP STORAGE PATH**

The ADP5090 provides an optional backup storage energy path, an integrated backup controller, and two back to back power switches between the BACK\_UP pin and the SYS pin. When the system operates at a condition where the harvested and stored energy is periodically insufficient, a backup energy storage element can be attached to the BACK\_UP pin. The backup controller enables when the SYS voltage is above 1.5 V (typical). When the BACK\_UP pin voltage is higher than the BAT pin voltage, it turns on the internal power switches between the BACK\_UP pin and the SYS pin. When the BACK\_UP pin voltage is lower than the BAT pin voltage, the internal power switches are turned off. The 185 mV (typical) comparator input offset of the BAT pin prevents the input source and BAT pin charging the BACK\_UP pin (see Figure 32).

In addition, the backup storage element can bypass the cold startup with inrush current protection circuitry. When the system current exceeds the internal current limit of 400 mA (typical), the BACK\_UP switches turn off. Nevertheless, the current capability is only 250  $\mu A$  (typical) when plugging in the backup battery for the first time. Restricting the system load current from the SYS pin ensures that the power path can enter normal operation status. Table 6 explains the power path working state. For long-term store mode, remove the backup storage element and then discharge SYS to ground.

#### **MINOP FUNCTION**

When the energy generated by the harvester cannot sustain the steady working state, the MINOP function can disable the boost regulator to prevent discharging the storage element. The MINOP function disables the MPPT function to achieve the lowest quiescent current of 260 nA (typical). When the voltage of the CBP pin decreases to the threshold set by the resistor at the MINOP pin, the boost regulator stops switching. Disable this function by connecting MINOP to AGND. The typical MINOP bias current is 2  $\mu A$ .

#### **DISABLING BOOST**

For noise or EMI sensitive applications, the boost switcher can be stopped temporarily by pulling the DIS\_SW pin high to prevent interference with RF circuits. The boost switching resumes when the DIS\_SW pin is pulled low. The transition delay is less than 1  $\mu$ s (typical).

#### **BATTERY OVERCHARGING PROTECTION**

To prevent rechargeable batteries from being overcharged and damaged, the battery terminal voltage ( $V_{BAT\_TERM}$ ) must be set by using external resistors. Figure 30 shows the  $V_{BAT\_TERM}$  rising threshold voltage given by Equation 2.

$$V_{BAT\_TERM} = \frac{3}{2} V_{REF} \left( 1 + \frac{R_{TERM1}}{R_{TERM2}} \right)$$
 (2)

Considering the quiescent current consumption, the sum of the resistors must be more than 6 M $\Omega$ , that is,

$$R_{TERM1} + R_{TERM2} \ge 6 \text{ M}\Omega$$

The overvoltage falling threshold is given by  $V_{BAT\_TERM\_HYS}$ , which is internally set to the overvoltage threshold minus an internal hysteresis voltage denoted by  $V_{BAT\_TERM\_HYS}$ . When the voltage at the battery exceeds the  $V_{BAT\_TERM}$  threshold, the main boost regulator is disabled. The main boost starts again when the battery voltage falls below the  $V_{BAT\_TERM\_HYS}$  level. When the input energy is excessive, the VBAT pin voltage ripples between the  $V_{BAT\_TERM}$  and the  $V_{BAT\_TERM\_HYS}$  levels.




Figure 30. The ADP5090 Program Paramater Setting

#### **BATTERY DISCHARGING PROTECTION**

To prevent rechargeable batteries from being deeply discharged and damaged, the battery discharge shutdown voltage ( $V_{BAT\_SD}$ ) must be set by using external resistors. Figure 30 shows the  $V_{BAT\_SD}$  falling threshold voltage given by Equation 3.

$$V_{BAT\_SD} = V_{REF} \left( 1 + \frac{R_{SDI}}{R_{SD2}} \right) \tag{3}$$

The ADP5090 has an internal resistor,  $R_{BAT\_SD\_HYS} = 103.5 \text{ k}\Omega$  (typical), to program the hysteresis, given by Equation 4.

$$V_{BAT\_SD\_HYS} = V_{BAT\_SD} \times \frac{R_{BAT\_SD\_HYS}}{R_F}$$
 (4)

where  $V_{\text{BAT\_SD\_HYS}}$  contains an internal resistor to program the hysteresis.

Considering the quiescent current consumption, the sum of the resistors that comprise the resistor divider ( $R_{BAT\_SD\_HYS}$ ,  $R_{SD1}$ , and  $R_{SD2}$ ) must be more than 6  $M\Omega$ , that is,

$$R_{BAT SD HYS} + R_{SD1} + R_{SD2} \ge 6 M\Omega$$

The equivalent resistor of the three external configuration resistor dividers,  $R_E$ , is equivalent to the paralleling value of the three resistor dividers.

#### **POWER GOOD (PGOOD)**

The ADP5090 allows users to set a programmable PGOOD voltage ( $V_{PGOOD}$ ) threshold, which indicates the SYS voltage is at an acceptable level. It must be set using external resistors. Figure 30 shows the  $V_{PGOOD}$  falling threshold voltage given by Equation 5.

$$V_{SYS\_PGOOD} = V_{REF} \left( 1 + \frac{R_{PG1}}{R_{PG2}} \right) \tag{5}$$

The ADP5090 has an internal resistor to program the hysteresis,  $R_{SYS\_PG\_HYS} = 103.5 \text{ k}\Omega$  (typical), given by Equation 6.

$$V_{SYS\_PGOOD\_HYS} = V_{SYS\_PGOOD} \times \frac{R_{SYS\_PG\_HYS}}{R_F}$$
 (6)

where V<sub>SYS\_PGOOD\_HYS</sub> is the PGOOD hysteresis voltage.

The equivalent resistor of the three external configuration resistor dividers,  $R_E$ , is recommended to be comprised of the same three resistor dividers for easy resistor selection. Considering the quiescent current consumption, the sum of the resistors that comprise the power good resistor divider ( $R_{SYS\_PG\_HYS}$ ,  $R_{PGI}$ , and  $R_{PG2}$ ) must be more than 6 M $\Omega$ , that is,

$$R_{SYS\ PG\ HYS} + R_{PG1} + R_{PG2} \ge 6 \text{ M}\Omega \tag{7}$$

The logic high level on PGOOD is equal to the SYS voltage and the logic low level is ground. The logic high level has approximately 11.8 k $\Omega$  (typical) internally in series to limit the available current. The  $V_{PGOOD}$  threshold must be greater than or equal to the  $V_{BAT\_SD}$  threshold.

For the best operation of the system, set up PGOOD to drive an external PFET between SYS and the system load via an inverter in order to determine when the load can be connected or removed to optimize the storage element capacity (see Figure 36). It is necessary to complete the cold start-up if the system load cannot be disabled.

Table 5 shows programming threshold resistor examples corresponding to various voltages with a 10 M $\Omega$  resistor divider. Figure 31 shows states of various threshold voltages.




Figure 31. States of Various Threshold Voltages

**Table 5. Programming Threshold Resistors** 

Voltage Threshold (V)	R <sub>SD1</sub> and R <sub>PG1</sub> (MΩ)	$R_{SD2}$ and $R_{PG2}$ (M $\Omega$ )	$R_{TERM1}$ (M $\Omega$ )	$R_{TERM2}$ (M $\Omega$ )
2	3.92	6.04	Not applicable	Not applicable
2.1	4.22	5.76	Not applicable	Not applicable
2.2	4.53	5.49	1.74	8.25
2.3	4.75	5.23	2.1	7.87
2.4	4.99	5	2.43	7.5
2.5	5.11	4.87	2.74	7.32
2.6	5.36	4.64	3.01	6.98
2.7	5.49	4.53	3.3	6.65
2.8	5.62	4.32	3.48	6.49
2.9	5.76	4.22	3.74	6.2
3	5.9	4.02	3.92	6.04
3.1	6.04	3.9	4.12	5.9
3.2	6.2	3.74	4.32	5.62
3.3	6.34	3.65	4.53	5.49
3.4	6.49	3.57	4.64	5.36
3.5	6.49	3.48	4.87	5.23
3.6	6.65	3.4	4.99	5
3.7	6.8	3.3	5.1	4.87
3.8	6.81	3.2	5.23	4.75
3.9	6.98	3.09	5.36	4.64

Voltage Threshold (V)	R <sub>SD1</sub> and R <sub>PG1</sub> (MΩ)	R <sub>SD2</sub> and R <sub>PG2</sub> (MΩ)	R <sub>TERM1</sub> (MΩ)	R <sub>TERM2</sub> (MΩ)
4	6.98	3.01	5.49	4.53
4.1	6.98	2.94	5.6	4.42
4.2	7.15	2.87	5.62	4.32
4.3	7.15	2.8	5.76	4.22
4.4	7.32	2.74	5.9	4.12
4.5	7.32	2.7	5.9	4.02
4.6	7.32	2.61	6.04	3.92
4.7	7.5	2.55	6.19	3.83
4.8	7.5	2.5	6.2	3.74
4.9	7.5	2.49	6.34	3.74
5	7.5	2.43	6.34	3.65
5.1	7.68	2.37	6.49	3.57
5.2	7.68	2.32	6.49	3.48

**Table 6. Power Path Working State** 

Power Path	Power Condition	Main Boost	BAT Switch	SYS Switch	BACK_UP_M1	BACK_UP_M2
Without	$V_{SYS} > V_{SYS\_TH}$ , $V_{BAT\_SD} > V_{BAT}$	Asynchronous	Off	Off	Off	Off
Backup Battery	$V_{BAT\_TERM} > V_{BAT} = V_{SYS} > V_{BAT\_SD}$	Synchronous	On	On	Off	Off
	$V_{SYS} > V_{SYS\_TH}$ , $V_{BAT} > V_{BAT\_TERM}$	Disabled	On	On	Off	Off
With Backup	$V_{SYS} > V_{SYS\_TH}, V_{BACK\_UP} > V_{BAT} > V_{BAT\_SD}$	Synchronous	On	Off	On	On
Battery	$V_{SYS} > V_{SYS\_TH}$ , $V_{BACK\_UP} > V_{BAT\_SD} > V_{BAT}$	Asynchronous	Off	Off	On	On
	$1.5 \text{ V} < V_{SYS} < V_{SYS\_TH}, V_{SYS} < V_{BACK\_UP}$	Disabled	Off	Off	On	On
	V <sub>SYS</sub> < 1.5 V	Disabled	Off	Off	Off	Off

#### POWER PATH WORKING FLOW

Figure 32 shows the power switches structure when the backup primary battery is implemented. When the BACK\_UP voltage is higher than the BAT voltage, the SYS switch prevents the BACK\_UP primary battery from charging the BAT pin. Meanwhile, the BAT offset avoids input source charging BACK\_UP primary battery. Table 6 shows the power path working state.




Figure 32. Power Switches Structure

#### **CURRENT-LIMIT AND SHORT-CIRCUIT PROTECTION**

The boost regulator in the ADP5090 includes current-limit protection circuitry to limit the amount of positive current flowing through the low-side boost switch. It is a cycle-by-cycle, three level peak current-limit protection with a third level of 100 mA (typical).

Although there is no current limit at the SYS and BAT pins, it is recommended to limit the system load current to lower than 800 mA. The total resistance of the SYS switch and the BAT switch (1.03  $\Omega$ , typical), generates a voltage drop when the system load sinks a large current from BAT. It is necessary to consider the internal resistance of the storage elements connected to the BAT pin.

The BACK\_UP power path current limit of 400 mA (typical) protects the primary battery sinking large current. When the current from the BACK\_UP pin is higher than the current limit, the BACK\_UP switches turn off.

#### THERMAL SHUTDOWN

In the event that the ADP5090 junction temperature rises above 125°C, the thermal shutdown (TSD) circuit turns off the switch between the BAT pin and the SYS pin to prevent the damage of energy storage at a high ambient temperature. The boost operation is also terminated. A 15°C hysteresis is included, allowing the ADP5090 to return to operation when the on-chip temperature drops below 110°C. When coming out of TSD, the boost regulator and the energy storage controller resume the functions.

## APPLICATIONS INFORMATION

The ADP5090 extracts the energy from the VIN pin to charge the SYS and BAT pins. This occurs in three stages: cold start, asynchronous boost, and synchronous boost. This section describes the procedures for selecting the external components to maintain the energy transmission system with the layout and assembly consideration.

#### **ENERGY HARVESTER SELECTION**

The energy harvester input source must provide a minimum level of power for cold start, asynchronous boost, and synchronous boost. The minimum input power required to complete cold start can be estimated using the following equation:

$$V_{IN} \times I_{IN} \times \eta_{COLD} > V_{SYS\_TH} \times (I_{STR\_LEAK} + I_{SYS\_LOAD})$$

where:

 $V_{IN}$  is clamped to  $V_{IN\_COLD}$  = 380 mV (typical), which indicates cold start real input power.

 $I_{IN}$  is the input current.

 $\eta_{COLD}$  is the cold start efficiency, which is about 5% to 7%.  $V_{SYS\_TH}$  is the current with the bias voltage, and an estimation of worst case.

 $I_{SYR\_LEAK}$  is the storage element leakage current at the BAT pin.  $I_{SYS\_LOAD}$  is the system load current of the SYS pin. Minimizing the system load accelerates the cold start. Programming the PGOOD threshold to enable the system load current is recommended.

After the ADP5090 completes the cold start, the MPPT function enables. To meet the average system load current, the input source must provide the boost regulator with enough power to charge the storage element fully while the system is in low power or sleep mode. The power required by the system can be estimated using the following equation:

$$V_{IN} \times I_{IN} \times \eta_{BOOST} > V_{BAT\_TERM} \times (I_{STR\_LEAK} + I_{SYS\_LOAD})$$

where:

 $V_{IN}$  is regulated to the CBP pin voltage (MPPT ratio × OCV).  $I_{IN}$  is the input current.

 $\eta_{BOOST}$  is the boost regulator efficiency. See the efficiency figures in the Typical Performance Characteristics section for more information.

 $V_{BAT\_TERM}$  is the current with the bias voltage, and an estimation of worst case.

*I*<sub>STR\_LEAK</sub> is the storage element leakage current at the BAT pin. *I*<sub>SYS\_LOAD</sub> is the average system load current of the SYS pin.

#### **ENERGY STORAGE ELEMENT SELECTION**

In order to protect the storage element from overcharging or overdischarging, the storage element must be connected to the BAT pin and the system load tied to the SYS pin. The ADP5090 supports many types of storage elements, such as rechargeable batteries, super capacitors, and conventional capacitors. A storage element with a 100  $\mu F$  equivalent capacitance is required to filter the pulse currents of the PFM switching converter. The

storage element capacity must provide the entire system load when the input source is no longer generating power.

If there is high pulse current or the storage element has significant impedance, it may be necessary to increase the SYS capacitor from the 4.7  $\mu F$  minimum, or add additional capacitance to the BAT pin in order to prevent a droop in the SYS voltage. Note that increasing the SYS capacitor causes the boost regulator to operate in the less efficient cold start stage for a longer period at startup. If the application cannot accept the longer cold start time, place the additional capacitor parallel to the storage element. See the Capacitor Selection section for more information.

#### **INDUCTOR SELECTION**

The boost regulator needs an appropriate inductor for proper operation. The inductor saturation current must be at least 30% higher than the expected peak inductor currents, as well as a low series resistance (DCR) to maintain high efficiency. The boost regulator internal control circuitry is designed to optimize the efficiency and control the switching behavior with a nominal inductance of 22  $\mu H \pm 20\%$ . Table 7 lists some recommended inductors.

Table 7. Recommended Inductors

Vendor	Device No.	L (μΗ)	ISAT (A)	IRMS (A)	DCR (mΩ)
Würth	74437324220	22	2	1	470
Elektronik	744042220	22	0.6	0.88	255
Coilcraft	LPS4018-223M	22	0.8	0.65	360

#### **CAPACITOR SELECTION**

Low leakage capacitors are required for ultralow power applications that are sensitive to the leakage current. Any leakage from the capacitors reduces efficiency, increases the quiescent current, and degrades the MPPT effectiveness.

#### **Input Capacitor**

A capacitor  $C_{\rm IN}$  connected to the VIN pin and the PGND pin stores energy from the input source. For the energy harvester, the source impedance is dominated by capacitive behavior. Scale the input capacitor according to the value of the output capacitance of the energy harvester; a minimum of 4.7  $\mu F$  is recommended.

For the primary battery as an input source application, a larger capacitance helps to reduce the input voltage ripple and keep the source current stable in order to extend the battery life.

#### **SYS Capacitor**

The ADP5090 requires two capacitors to be connected between the SYS pin and the PGND pin. Connect a low ESR ceramic capacitor of at least 4.7  $\mu$ F parallel to a high frequency bypass capacitor of 0.1  $\mu$ F. Connect the bypass capacitor as close as possible between SYS and PGND.

#### **CBP Capacitor**

The operation of the MPPT pin depends on the sampled value of the OCV. The VIN pin is regulated to the voltage stored on the CBP capacitor. This capacitor is sensitive to leakage because the holding period is around 19 sec. As the capacitor voltage drops due to leakage, the VIN regulation voltage also drops and influences the effectiveness of MPPT. When the IC junction temperature exceeds 85°C, the leakage current of the CBP pin significantly increases so that a larger capacitance is beneficial to the effectiveness of the MPPT. It is recommended to keep the same RC time constant of the MPPT resistors and CBP capacitor (up to 220 nF) as the typical application circuit in Figure 33. Considering the time constant of the MPPT resistor divider and the CBP capacitor, a low leakage X7R or C0G 10 nF ceramic capacitor is recommended.

#### LAYOUT AND ASSEMBLY CONSIDERATIONS

Carefully consider the printed circuit board (PCB) layout during the design of the switching power supply, especially at high peak currents and high switching frequency. Therefore, it is recommended to use wide and short traces for the main power path and the power ground paths. Place the input capacitors, output capacitors, inductor, and storage elements as close as possible to the IC. It is most important for the boost regulator to minimize the power path from output to ground.

Therefore, place the output capacitor as close as possible between the SYS pin and the PGND pin. Keep a minimum power path from the input capacitor to the inductor from the VIN pin to the PGND pin. Place the input capacitor as close as possible between the VIN pin and the PGND pin, and place the inductor close to the VIN pin and the SW pin. It is best to use vias and bottom traces for connecting the inductors to their respective pins. To minimize noise pickup by the high impedance threshold setting nodes (REF, TERM, SETSD, and SETPG), place the external resistors close to the IC with short traces.

The CBP capacitor must hold the MPPT voltage for 19 sec, as any leakage can degrade the MPPT effectiveness. During board assembly and cleaning, contaminants such as solder flux and residue may form parasitic resistance to ground, especially in humid environments with fast airflow. This can significantly degrade the voltage regulation and change threshold levels set by the external resistors. Therefore, it is recommended that no ground planes be poured near the CBP capacitor or the threshold setting resistors. In addition, the boards must be carefully cleaned. If possible, clean ionic contamination with deionized water for the CBP capacitor and the threshold setting resistors.

## TYPICAL APPLICATION CIRCUITS




Figure 33. ADP5090 Based Energy Harvester Wireless Sensor Application with PV Cell as the Harvesting Energy Source (Trony 0.7 V, 60 μA, Alta Devices 0.72 V, 42 μA, Gcell 1.1 V, 100 μA), Shoei Electronics Polyacene Coin Type Capacitor PAS409HR as the Harvested Energy Storage, and Panasonic Primary Li-Ion Coin Cell CR2032 as the Backup Battery




Figure 34. ADP5090 Based Energy Harvester Circuit with a Thermoelectric Generator as the Harvesting Energy Source, Shoei Electronics Polyacene Coin Type Capacitor PAS409HR as the Harvested Energy Storage, and Panasonic Primary Li-Ion Coin Cell CR2032 as the Backup Battery




Figure 35. ADP5090 Based Energy Harvester Circuit with a Piezoelectric Generator as the Harvesting Energy Source, Shoei Electronics Polyacene Coin Type Capacitor PAS409HR as the Harvested Energy Storage, and Panasonic Primary Li-Ion Coin Cell CR2032 as the Backup Battery




Figure 36. ADP5090 PGOOD Function Determines the Time to Enable the System Load

# **FACTORY PROGRAMMABLE OPTIONS**

To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

**Table 8. Input Peak Current** 

Option	Description
Option 0	100 mA (default)
Option 1	195 mA

## **OUTLINE DIMENSIONS**




Figure 37. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 3 mm × 3 mm Body, Very Very Thin Quad (CP-16-33) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
ADP5090ACPZ-1-R7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 100 mA Current Limit	CP-16-33	LPN
ADP5090ACPZ-2-R7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 195 mA Current Limit	CP-16-33	LT3
ADP5090-1-EVALZ		Evaluation Board		
ADP5090-2-EVALZ		Evaluation Board with Solar Harvester		

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management IC Development Tools category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP1300.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM
BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM

NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL1.8EV/NOPB LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ