## Data Sheet

## FEATURES

Input supply voltage range: 2.15 V to 6.50 V
Operates down to 2.00 V voltage
Ultralow 180 nA quiescent current
Selectable output voltage of 0.8 V to 5.0 V
$\pm 1.5 \%$ output accuracy over full temperature range in PWM mode
Selectable hysteresis mode or PWM operation mode
Output current
Up to 50 mA in hysteresis mode
Up to $\mathbf{5 0 0} \mathbf{~ m A}$ in PWM mode
VOUTOK flag monitors the output voltage
Ultrafast stop switching control
$100 \%$ duty cycle operation mode
2.0 MHz typical switching frequency in PWM mode with optional SYNC clock range from 1.5 MHz to 2.5 MHz
Quick output discharge (QOD) option
UVLO, OCP, and TSD protection
10-lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range

## APPLICATIONS

## Energy (gas and water) metering

Portable and battery-powered equipment
Medical applications
Keep-alive power supplies

## GENERAL DESCRIPTION

The ADP5300 is a high efficiency, ultralow quiescent current step-down regulator that draws only 180 nA quiescent current to regulate the output.
The ADP5300 runs from an input supply voltage range of 2.15 V to 6.50 V , allowing the use of multiple alkaline or $\mathrm{NiMH}, \mathrm{Li}-\mathrm{Ion}$ cells, or other power sources. The output voltage is selectable from 0.8 V to 5.0 V by an external VID resistor and factory fuse. The total solution requires only four tiny external components.

The ADP5300 can operate between hysteresis mode and pulsewidth modulation (PWM) mode via the SYNC/MODE pin. The regulator in hysteresis mode achieves excellent efficiency at a power of less than 1 mW and provides up to 50 mA of output current. The regulator in PWM mode produces a lower output ripple and supplies up to 500 mA of output current. The flexible configuration capability during operation of the device enables very efficient power management to meet both the longest battery life and low system noise requirements.

## Rev. B

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
Typical Application Circuit ..... 1
General Description ..... 1
Revision History ..... 2
Detailed Functional Block Diagram ..... 3
Specifications .....  4
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 14
Buck Regulator Operational Modes ..... 14
Osillator and Synchronization ..... 14
Adjustable and Fixed Output Voltages ..... 14
Undervoltage Lockout (UVLO) ..... 15
Enable/Disable ..... 15
Current Limit ..... 15
REVISION HISTORY
11/2017—Rev A. to Rev. B
Change to Figure 44 ..... 19
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 21
6/2016-Rev. 0 to Rev. A
Changes to Features Section and General Description Section... .....  1
Change to SYNC Clock Range Parameter, Table 1 ..... 4
Change to Table 4 ..... 7
Change to Oscillator and Synchronization Section ..... 14
Changes to Table 8 ..... 20
Changes to Ordering Guide ..... 21
Short-Circuit Protection ..... 15
Soft Start ..... 15
Startup with Precharged Output ..... 15
100\% Duty Operation ..... 15
Active Discharge ..... 15
VOUTOK Function ..... 15
Stop Switching ..... 16
Thermal Shutdown ..... 16
Applications Information ..... 17
External Component Selection ..... 17
Selecting the Inductor. ..... 17
Output Capacitor ..... 17
Input Capacitor. ..... 18
Efficiency ..... 18
Circuit Board Layout Recommendations ..... 18
Typical Application Circuits ..... 19
Factory Programmable Options ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 21

## 8/2015—Revision 0: Initial Version

## Data Sheet

DETAILED FUNCTIONAL BLOCK DIAGRAM


Figure 2.

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, Vout $=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum and maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY VOLTAGE RANGE | $\mathrm{V}_{\text {IN }}$ | 2.15 |  | 6.50 | V |  |
| SHUTDOWN CURRENT | Ishutdown |  | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 40 \\ & 130 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {EN }}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {EN }}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |
| QUIESCENT CURRENT <br> Operating Quiescent Current in Hysteresis Mode <br> Operating Quiescent Current in Hysteresis Mode <br> Operating Quiescent Current in PWM Mode | le_hYs <br> $\mathrm{I}_{\mathrm{Q}}^{\mathrm{HYYS}} \mathrm{L}$ <br> l_pwm |  | 180 <br> 180 <br> 570 <br> 2.3 <br> 425 | $\begin{aligned} & 260 \\ & 350 \\ & 1400 \\ & 3.2 \\ & 630 \end{aligned}$ | nA <br> nA <br> nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\jmath} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\jmath} \leq+125^{\circ} \mathrm{C} \\ & 100 \% \text { duty cycle operation, } \\ & \mathrm{V}_{\text {IN }}=3.0 \mathrm{~V} \text {, Vout set to } 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {STOP }}=3.6 \mathrm{~V} \end{aligned}$ |
| UNDERVOLTAGE LOCKOUT <br> UVLO Threshold <br> Rising <br> Falling | UVLO <br> Vuvlo_rising <br> Vuvio_falling | 1.90 | $\begin{aligned} & 2.06 \\ & 2.00 \end{aligned}$ | 2.14 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| OSCILLATOR CIRCUIT <br> Switching Frequency in PWM Mode Feedback (FB) Threshold of Frequency Fold | $\mathrm{f}_{\mathrm{sw}}$ Vosc_fold | 1.7 | $\begin{aligned} & 2.0 \\ & 0.3 \end{aligned}$ | 2.3 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} \end{aligned}$ |  |
| SYNCHRONIZATION THRESHOLD SYNC Clock Range SYNC High Level Threshold SYNC Low Level Threshold SYNC Duty Cycle Range SYNC/MODE Leakage Current | SYNC cıock <br> SYNCHIGн <br> SYNCLow <br> SYNC duty <br> ISync_leakage | $\begin{aligned} & 1.5 \\ & 1.2 \\ & 100 \end{aligned}$ | $50$ | $\begin{aligned} & 2.5 \\ & \\ & 0.4 \\ & 1 / \mathrm{fsw}^{2}-150 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{MHz} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~ns} \\ \mathrm{nA} \\ \hline \end{array}$ | $\mathrm{V}_{\text {SYNC/MODE }}=3.6 \mathrm{~V}$ |
| MODE TRANSITION <br> Transition Delay from Hysteresis Mode to PWM Mode | thYs_To_pWM |  | 20 |  | Clock cycles | SYNC/MODE goes logic high from logic low |
| EN PIN <br> Input Voltage Threshold <br> High <br> Low <br> Input Leakage Current | $\mathrm{V}_{\mathrm{H}}$ <br> VII <br> Ien_leakage | 1.2 |  | $\begin{aligned} & 0.4 \\ & 25 \end{aligned}$ | V <br> V <br> nA |  |
| STOP Switching PWM Switching Stop Delay PWM Switching Resume Delay | $\mathrm{t}_{\text {Stop-RIE-DELAY }}$ tstop-fall-delay |  | $\begin{array}{r} 10 \\ 20 \\ \hline \end{array}$ |  | $\begin{array}{\|l} \text { ns } \\ \text { ns } \\ \hline \end{array}$ | STOP goes logic high from low STOP goes logic low from high |
| FB PIN <br> Output Options by VID Resistor <br> PWM Mode <br> Fixed VID Code Voltage Accuracy <br> Adjustable VID Code Voltage Accuracy | Vout_opt <br> $V_{\text {FB_PWM_fIX }}$ <br> $V_{\text {fb_pwi_adJ }}$ | 0.8 <br> -0.6 <br> -1.2 <br> $-1.5$ |  | 5.0 <br> $+0.6$ <br> $+1.2$ <br> $+1.5$ | V <br> \% <br> \% <br> \% | 0.8 V to 5.0 V in various factory options <br> $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, output voltage setting via factory fuse $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C}$ <br> Output voltage setting via VID resistor |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hysteresis Mode |  |  |  |  |  |  |
| Fixed VID Code Threshold Accuracy from Active Mode to Standby Mode | $\mathrm{V}_{\text {FB_HYS_FIX }}$ | -0.75 |  | +0.75 | \% | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |
|  |  | -2.5 |  | +2.5 | \% | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C}$ |
| Adjustable VID Code Threshold Accuracy from Active Mode to Standby Mode | VFb_HY_ADJ | -3 |  | +3 | \% | $-40^{\circ} \mathrm{C} \leq \mathrm{T}^{\prime} \leq+125^{\circ} \mathrm{C}$ |
| Hysteresis of Threshold Accuracy from Active Mode to Standby Mode | $\mathrm{V}_{\text {FB_HYS (HYS) }}$ |  | 1 |  | \% |  |
| Feedback Bias Current | Ifb |  | 66 | 95 | nA | Output Option 0, Vout $=2.5 \mathrm{~V}$ |
|  |  |  | 25 | 45 | nA | Output Option 1, $\mathrm{V}_{\text {out }}=1.3 \mathrm{~V}$ |
| SW PIN |  |  |  |  |  |  |
| High-Side Power FET On Resistance | RDS (ON) H |  | 386 | 520 | $m \Omega$ | Pin to pin measurement |
| Low-Side Power FET On Resistance | Rds (ON) 4 |  | 299 | 470 | $\mathrm{m} \Omega$ | Pin to pin measurement |
| Current Limit in PWM Mode | Lum_pwm | 800 | 1000 | 1200 | mA | SYNC/MODE $=$ high |
| Peak Current in Hysteresis Mode | Llim_hys |  | 265 |  | mA | SYNC/MODE = low |
| Minimum On Time | $\mathrm{t}_{\text {MIN_ON }}$ |  | 40 | 70 | ns |  |
| VOUTOK PIN |  |  |  |  |  |  |
| Monitor Threshold | $\mathrm{V}_{\text {OUTOK (RISE) }}$ | 87 | 90 | 93 | \% |  |
| Monitor Hysteresis | Voutok (HYS) |  | 3 |  | \% |  |
| Monitor Rising Delay | tvoutok_RISE |  | 40 |  | $\mu \mathrm{s}$ |  |
| Monitor Falling Delay | tvoutok_FALL |  | 10 |  | $\mu \mathrm{s}$ |  |
| Leakage Current | Ivoutok_leakage |  | 0.1 | 1 | $\mu \mathrm{A}$ |  |
| Output Low Voltage | Voutok_Low |  | 50 | 80 | mV | $\mathrm{I}_{\text {voutok }}=100 \mu \mathrm{~A}$ |
| SOFT START |  |  |  |  |  |  |
| Default Soft Start Time | $\mathrm{t}_{\text {ss }}$ |  | 350 |  | $\mu \mathrm{s}$ | Factory trim, 1 bit ( $350 \mu \mathrm{~s}$ and $2800 \mu \mathrm{~s}$ ) |
| Start-Up Delay | tstart_delay |  | 2 |  | ms | Delay from the EN pin being pulled high |
| Cout DISCHARGE SWITCH ON RESISTANCE | R DIS |  | 290 |  | $\Omega$ |  |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Threshold | TSHDN |  | 142 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Hysteresis | THYs |  | 127 |  | ${ }^{\circ} \mathrm{C}$ |  |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| PVIN to PGND | -0.3 V to +7 V |
| SW to PGND | -0.3 V to $\mathrm{PVIN}+0.3 \mathrm{~V}$ |
| FB to AGND | -0.3 V to +7 V |
| VID to AGND | -0.3 V to +7 V |
| EN to AGND | -0.3 V to +7 V |
| VOUTOK to AGND | -0.3 V to +7 V |
| SYNC/MODE to AGND | -0.3 V to +7 V |
| STOP to AGND | -0.3 V to +7 V |
| PGND to AGND | -0.3 V to +0.3 V |
| Storage Temperate Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. $\theta_{\mathrm{JC}}$ is the thermal resistance from the operating portion of the device to the outside surface of the package (case) closest to the device mounting area.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| $10-$ Lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP | 57 | 0.86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | EN | Enable Input for the Regulator. Set to logic low to disable the regulator. |
| 2 | STOP | Stop Switching Input Signal. When this pin is logic high, the regulator stops the regulator switching. When this pin is logic low, the regulator resumes the regulator switching. |
| 3 | SYNC/MODE | Synchronization Input Pin (SYNC). To synchronize the switching frequency of the device to an external clock, connect this pin to an external clock with a frequency from 1.5 MHz to 2.5 MHz . <br> PWM or Hysteresis Mode Selection Pin (MODE). When this pin is logic high, the regulator operates in PWM mode. When this pin is logic low, the regulator operates in hysteresis mode. |
| 4 | VID | Voltage Configuration Pin. Connect an external resistor (RviD) from this pin to ground to configure the output voltage of the regulator (see Table 5). |
| 5 | FB | Feedback Sensing Input for the Regulator. |
| 6 | VOUTOK | Output Power-Good Signal. This open-drain output is the power-good signal for the output voltage. |
| 7 | AGND | Analog Ground. |
| 8 | PGND | Power Ground. |
| 9 | SW | Switching Node Output for the Regulator. |
| 10 | PVIN | Power Input for the Regulator. |
|  | EPAD | Exposed Pad. The exposed pad must be soldered to a large external copper ground plane underneath the IC for thermal dissipation. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {IN }}=\mathrm{Cout}=10 \mu \mathrm{~F}, \mathrm{f}_{\text {sw }}=2 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. Hysteresis Efficiency vs. Load Current, Vout $=1.2 \mathrm{~V}$


Figure 5. Hysteresis Efficiency vs. Load Current, Vout $=1.8 \mathrm{~V}$


Figure 6. Hysteresis Efficiency vs. Load Current, Vout $=3.3 \mathrm{~V}$


Figure 7. Hysteresis Efficiency vs. Load Current, Vout $=1.5 \mathrm{~V}$


Figure 8. Hysteresis Efficiency vs. Load Current, Vout $=2.5 \mathrm{~V}$


Figure 9. PWM Efficiency vs. Load Current, Vout $=1.2 \mathrm{~V}$


Figure 10. PWM Efficiency vs. Load Current, Vout $=1.5 \mathrm{~V}$


Figure 11. PWM Efficiency vs. Load Current, Vout $=2.5 \mathrm{~V}$


Figure 12. Shutdown Current vs. $V_{I N}, E N=$ Low


Figure 13. PWM Efficiency vs. Load Current, Vout $=1.8 \mathrm{~V}$


Figure 14. PWM Efficiency vs. Load Current, Vout $=3.3 \mathrm{~V}$


Figure 15. Hysteresis Quiescent Current vs. $V_{I N}, S Y N C / M O D E=$ Low


Figure 16. Feedback Voltage vs. Temperature, PWM Mode


Figure 17. High-Side RDS (ON) H VS. VIN


Figure 18. Peak Current Limit vs. Temperature


Figure 19. Feedback Voltage vs. Temperature, Hysteresis Mode


Figure 20. Low-Side $R_{D S(O N) L}$ vs. $V_{I N}$


Figure 21. Peak Current Limit vs. VIN


Figure 22. UVLO Threshold, Rising and Falling vs. Temperature


Figure 23. Steady Waveform of Hysteresis Mode, $I_{\text {LOAD }}=1 \mathrm{~mA}$ (IL is the Inductor Current)


Figure 24. Soft Start, $I_{\text {LOAD }}=300 \mathrm{~mA}$ (IL is the Inductor Current)


Figure 25. Switching Frequency vs. VIN


Figure 26. Steady Waveform of PWM Mode, I LOAD $=300 \mathrm{~mA}$ (I $L_{L}$ is the Inductor Current)


Figure 27. Soft Start with Precharge Function (IL is the Inductor Current)


Figure 28. Load Transient of Hysteresis Mode, I LOAD from 0 mA to 50 mA


Figure 29. Line Transient of Hysteresis Mode, $I_{\text {LOAD }}=10 \mu \mathrm{~A}$ (IL is the Inductor Current)


Figure 30. Input Voltage Ramp Up and Ramp Down in Hysteresis Mode (IL is the Inductor Current)


Figure 31. Load Transient of PWM Mode, I LOAD from 125 mA to 375 mA


Figure 32. Line Transient of PWM Mode, $I_{\text {LOAD }}=500 \mathrm{~mA}$ (IL is the Inductor Current)


Figure 33. VOUTOK Function


Figure 34. Output Short Protection (IL is the Inductor Current)


Figure 35. Synchronized to 2.5 MHz


Figure 36. Hysteresis Mode to PWM Mode with 10 mA Load Current


Figure 37. Output Short Recovery (IL is the Inductor Current)


Figure 38. Quick Output Discharge Function


Figure 39. STOP Switching Function

## THEORY OF OPERATION

The ADP5300 is a high efficient, ultralow quiescent current, step-down regulator in a 10 -lead LFCSP package to meet demanding performance and board space requirements. The device enables direct connection to a wide input voltage range of 2.15 V to 6.50 V , allowing the use of multiple alkaline/ NiMH or, Li-Ion cells and other power sources.

## BUCK REGULATOR OPERATIONAL MODES

 PWM ModeIn PWM mode, the buck regulator in the ADP5300 operates at a fixed frequency that is set by an internal oscillator. At the start of each oscillator cycle, the high-side MOSFET switch turns on and sends a positive voltage across the inductor. The inductor current increases until the current sense signal exceeds the peak inductor current threshold, which turns off the high-side MOSFET switch. This threshold is set by the error amplifier output. During the high-side MOSFET off time, the inductor current decreases through the low-side MOSFET until the next oscillator clock pulse starts a new cycle.

## Hysteresis Mode

In hysteresis mode, the buck regulator in the ADP5300 charges the output voltage slightly higher than its nominal output voltage with PWM pulses by regulating the constant peak inductor current. When the output voltage increases until the output sense signal exceeds the hysteresis upper threshold, the regulator enters standby mode. In standby mode, the high-side and low-side MOSFETs and a majority of the circuitry are disabled to allow a low quiescent current as well as high efficiency performance.
During standby mode, the output capacitor supplies energy into the load, and the output voltage decreases until it falls below the hysteresis comparator lower threshold. The buck regulator wakes up and generates the PWM pulses to charge the output again.
Because the output voltage occasionally enters standby mode and then recovers, the output voltage ripple in hysteresis mode is larger than the ripple in PWM mode.

## Mode Selection

The ADP5300 includes the SYNC/MODE pin to allow flexible configuration in hysteresis mode or PWM mode.
When a logic high level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in PWM mode. In PWM mode, the regulator can supply up to 500 mA of output current. The regulator can provide lower output ripple and output noise in PWM mode, which is useful for noise sensitive applications.

When a logic low level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in hysteresis mode. In hysteresis mode, the regulator draws only 180 nA of quiescent current typical to regulate the output under zero load, which allows the regulator to act as a keep-alive power supply in a battery-powered system. In hysteresis mode, the regulator supplies up to 50 mA of output current with a relatively large output ripple compared to PWM mode.

The user can alternate between hysteresis mode and PWM mode during operation. The flexible configuration capability during operation of the device enables efficient power management to meet high efficiency and low output ripple requirements when the system switches between active mode and standby mode.

## OSILLATOR AND SYNCHRONIZATION

The ADP5300 operates at a 2 MHz switching frequency typical in PWM operation mode.

The switching frequency of the ADP5300 can be synchronized to an external clock with a frequency range from 1.5 MHz to 2.5 MHz . The ADP5300 automatically detects the presence of an external clock applied to the SYNC/MODE pin, and the switching frequency transitions to the frequency of the external clock. When the external clock signal stops, the device automatically switches back to the internal clock.

## ADJUSTABLE AND FIXED OUTPUT VOLTAGES

The ADP5300 provides adjustable output voltage settings by connecting one resistor through the VID pin to AGND. The VID detection circuitry works in the start-up period, and the voltage ID code is sampled and held in the internal register and does not change until the next power recycle. Furthermore, the ADP5300 provides a fixed output voltage programmed via the factory fuse. In this condition, connect the VID pin to the PVIN pin.
For the output voltage settings, the feedback resistor divider is built into the ADP5300, and the feedback pin (FB) must be tied directly to the output. An ultralow power voltage reference and an integrated high impedance ( $50 \mathrm{M} \Omega$ typical) feedback divider network contribute to the low quiescent current. Table 5 lists the output voltage options by the VID pin configurations. A 1\% accuracy resistor through VID to ground is recommended.
Table 5. Output Voltage ( $\mathrm{V}_{\text {out }}$ ) Options by the VID Pin

| VID Configuration | $\mathrm{V}_{\text {out }}(\mathrm{V})$ |  |
| :---: | :---: | :---: |
|  | Factory Option 0 | Factory Option 1 |
| Short to Ground | 3.0 | 3.1 |
| Short to PVIN | 2.5 | 1.3 |
| $\mathrm{R}_{\mathrm{VID}}=499 \mathrm{k} \Omega$ | 3.6 | 5.0 |
| Rvid $=316 \mathrm{k} \Omega$ | 3.3 | 4.5 |
| $\mathrm{Rvid}=226 \mathrm{k} \Omega$ | 2.9 | 4.2 |
| $\mathrm{R}_{\mathrm{VID}}=174 \mathrm{k} \Omega$ | 2.8 | 3.9 |
| Rvid $=127 \mathrm{k} \Omega$ | 2.7 | 3.4 |
| $\mathrm{Rvid}=97.6 \mathrm{k} \Omega$ | 2.6 | 3.2 |
| Rvid $=76.8 \mathrm{k} \Omega$ | 2.4 | 1.9 |
| Rvid $=56.2 \mathrm{k} \Omega$ | 2.3 | 1.7 |
| $\mathrm{R}_{\mathrm{vid}}=43 \mathrm{k} \Omega$ | 2.2 | 1.6 |
| RYID $=32.4 \mathrm{k} \Omega$ | 2.1 | 1.4 |
| Rvid $=25.5 \mathrm{k} \Omega$ | 2.0 | 1.1 |
| Rvid $=19.6 \mathrm{k} \Omega$ | 1.8 | 1.0 |
| Rvid $=15 \mathrm{k} \Omega$ | 1.5 | 0.9 |
| Rvid $=11.8 \mathrm{k} \Omega$ | 1.2 | 0.8 |

## UNDERVOLTAGE LOCKOUT (UVLO)

The undervoltage lockout circuitry monitors the input voltage level on the PVIN pin. If the input voltage falls below 2.00 V (typical), the regulator turns off. After the input voltage rises above 2.06 V (typical), the soft start period initiates, and when the EN pin is high, the regulator enables.

## ENABLE/DISABLE

The ADP5300 includes a separate enable (EN) pin. A logic high on the EN pin starts the regulator. Due to the low quiescent current design, it is typical for the regulator to start switching after a delay of a few milliseconds from the EN pin being pulled high.

A logic low on the EN pin immediately disables the regulator and brings the regulator into extremely low current consumption.

## CURRENT LIMIT

The buck regulators in the ADP5300 have protection circuitry that limits the direction and the amount of current to a certain level that flows through the high-side MOSFET and the lowside MOSFET in cycle-by-cycle mode. The positive current limit on the high-side MOSFET limits the amount of current that can flow from the input to the output. The negative current limit on the low-side MOSFET prevents the inductor current from reversing direction and flowing out of the load.

## SHORT-CIRCUIT PROTECTION

The buck regulators in the ADP5300 include frequency foldback to prevent current runaway on a hard short. When the output voltage at the feedback (FB) pin falls below 0.3 V typical, indicating the possibility of a hard short at the output, the switching frequency (in PWM mode) is reduced to one-fourth of the internal oscillator frequency. The reduction in the switching frequency allows more time for the inductor to discharge, preventing a runaway of output current.

## SOFT START

The ADP5300 has an internal soft start function that ramps up the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This feature prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the device. The default typical soft start time is $350 \mu$ s for the regulator.
A different soft start time ( $2800 \mu \mathrm{~s}$ ) can be programmed for ADP5300 by the factory fuse.

## STARTUP WITH PRECHARGED OUTPUT

The buck regulators in the ADP5300 include a precharged start-up feature to protect the low-side MOSFET from damage during startup. If the output voltage is precharged before the regulator turns on, the regulator prevents reverse inductor current, which discharges the output capacitor, until the internal soft start reference voltage exceeds the precharged voltage on the FB pin.

## 100\% DUTY OPERATION

When the input voltage approaches the output voltage, the ADP5300 stops switching and enters $100 \%$ duty cycle operation. It connects the output via the inductor and the internal high-side power switch to the input. When the input voltage is charged again and the required duty cycle falls to $95 \%$ typical, the buck immediately restarts switching and regulation without allowing overshoot on the output voltage. In hysteresis mode, the ADP5300 draws an ultralow quiescent current of only 570 nA typical during $100 \%$ duty cycle operation.

## ACTIVE DISCHARGE

The regulator in the ADP5300 integrates an optional, factory programmable discharge switch from the switching node to ground. This switch turns on when its associated regulator is disabled, which helps discharge the output capacitor quickly. The typical value of the discharge switch is $290 \Omega$ for the regulator.
By default, the discharge function is not enabled. The factory fuse can enable the active discharge function.

## VOUTOK FUNCTION

The ADP5300 includes an open-drain, power-good output (VOUTOK pin) that is active high when the buck regulator operates normally. By default, the VOUTOK pin monitors the output voltage. A logic high on the VOUTOK pin indicates that the regulated output voltage of the buck regulator is above $90 \%$ (typical) of its nominal output. When the regulated output voltage of the buck regulator falls below $87 \%$ (typical) of its nominal output for a delay time greater than approximately $10 \mu \mathrm{~s}$, the VOUTOK pin goes low.

## STOP SWITCHING

The ADP5300 includes a stop input pin (STOP) that can temporarily stop the regulator switching in hysteresis mode.

When a logic high level is applied to the STOP pin, the buck regulator is forced to stop switching immediately. When a logic low level is applied to the STOP pin, the buck regulator resumes switching. Note that tens of nanoseconds delay time exists from when the STOP signal goes high to fully stop switching.
In some battery-powered systems, the microcontroller unit (MCU) can command the regulator to stop switching via the STOP signal, and the regulator then relies on the output capacitor to supply the load. In this period, a quiet system environment can be achieved which benefits the noise sensitive circuitry, such as data conversion, RF data transmission, and analog sensing. After the noise sensitive circuitry completes its task, the MCU can control the regulator and resume switching regulation mode. If needed, the VOUTOK signal can monitor the output voltage in the event it dips too low to latch up the system. Figure 40 shows the STOP switching operation status in ADP5300.

When the regulator is enabled with EN pin pulled high, the STOP signal control is valid, and when EN pin is logic low, the STOP signal is ignored.


Figure 40. STOP Switching Operation Status

## THERMAL SHUTDOWN

If the ADP5300 junction temperature exceeds $142^{\circ} \mathrm{C}$, the thermal shutdown circuit turns off the IC except for the internal linear regulator. Extreme junction temperatures can be the result of high current operation, poor circuit board design, or high ambient temperature. A $15^{\circ} \mathrm{C}$ hysteresis is included so that the ADP5300 does not return to operation after thermal shutdown until the junction temperature falls below $127^{\circ} \mathrm{C}$. When the device exits thermal shutdown, a soft start initiates for each enabled channel.

## APPLICATIONS INFORMATION

This section describes the external components selection for the ADP5300. The typical application circuit is shown in Figure 41.


Figure 41. Typical Application Circuit

## EXTERNAL COMPONENT SELECTION

The ADP5300 is optimized for operation with a $2.2 \mu \mathrm{H}$ inductor and $10 \mu \mathrm{~F}$ output capacitors for various output voltages using the closed-loop compensation and adaptive slope compensation circuits. The selection of components depends on the efficiency, the load current transient, and other application requirements. The trade-offs among performance parameters, such as efficiency and transient response, are made by varying the choice of external components.

## SELECTING THE INDUCTOR

The high switching frequency of the ADP5300 allows the use of small surface-mount power inductors. The dc resistance (DCR) value of the selected inductor affects efficiency. In addition, it is recommended to select a multilayer inductor rather than a magnetic iron inductor because the high switching frequency increases the core temperature rise and enlarges the core loss.

A minimum requirement of the dc current rating of the inductor is for it to be equal to the maximum load current plus half of the inductor current ripple $\left(\Delta \mathrm{I}_{\mathrm{L}}\right)$, as shown by the following equations:

$$
\begin{aligned}
& \Delta I_{L}=V_{O U T}+\left(\frac{1-\frac{V_{O U T}}{V_{I N}}}{L \times f_{S W}}\right) \\
& I_{P K}=I_{L O A D(M A X)}+\left(\frac{\Delta I_{L}}{2}\right)
\end{aligned}
$$

Use the inductor series from the different vendors shown in Table 6.

## OUTPUT CAPACITOR

Output capacitance is required to minimize the voltage overshoot, the voltage undershoot, and the ripple voltage present on the output. Capacitors with low equivalent series resistance (ESR) values produce the lowest output ripple. Furthermore, use capacitors such as X5R and X7R dielectric capacitors. Do not use Y5V and Z5U capacitors, because they are unsuitable choices due to their large capacitance variation over temperature and their dc bias voltage changes. Because ESR is important, select the capacitor using the following equation:

$$
E S R_{\text {COUT }} \leq \frac{V_{R I P P L E}}{\Delta I_{L}}
$$

where:
ESR cout is the ESR of the chosen capacitor.
$V_{\text {RIPPLE }}$ is the peak-to-peak output voltage ripple.
Increasing the output capacitor value has no effect on stability and may reduce output ripple and enhance load transient response. When choosing the output capacitor value, it is important to account for the loss of capacitance due to output voltage dc bias.

Use the capacitor series from the different vendors shown in Table 7.

Table 6. Recommended Inductors

| Vendor | Model | Inductance $(\boldsymbol{\mu H})$ | Dimensions $(\mathbf{m m})$ | DCR $(\mathbf{m} \boldsymbol{\Omega})$ | $\mathbf{I s A T}^{\mathbf{1}}(\mathbf{A})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| TDK | MLP2016V2R2MTOS1 | 2.2 | $2.0 \times 1.6 \times 0.85$ | 280 | 1.0 |
| Wurth | 74479889222 | 2.2 | $2.5 \times 2.0 \times 1.2$ | 250 | 1.7 |
| Coilcraft | LPS3314-222MR | 2.2 | $3.3 \times 3.3 \times 1.3$ | 100 | 1.5 |

${ }^{1} I_{\text {SAT }}$ is the dc current at which the inductance drops $30 \%$ (typical) from its value without current.
Table 7. Input and Output Capacitors

| Vendor | Model | Capacitance ( $\boldsymbol{\mu} \mathbf{F})$ | Size |
| :--- | :--- | :--- | :--- |
| Murata | GRM188D71A106MA73 | 10 | 0603 |
| Murata | GRM21BR71A106KE51 | 10 | 0805 |
| Murata | GRM31CR71A106KA01 | 10 | 1206 |

## INPUT CAPACITOR

An input capacitor is required to reduce the input voltage ripple, input ripple current, and source impedance. Place the input capacitor as close as possible to the PVIN pin. A low ESR X7R or X5R capacitor is highly recommended to minimize the input voltage ripple. Use the following equation to determine the rms input current:

$$
I_{\text {RMS }} \geq I_{\text {LOAD }(M A X)} \sqrt{\frac{V_{\text {OUT }}\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N}}}
$$

For most applications, a $10 \mu \mathrm{~F}$ capacitor is sufficient. The input capacitor can be increased without any limit for improved input voltage filtering.

## EFFICIENCY

Efficiency is the ratio of output power to input power. The high efficiency of the ADP5300 has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package, which in turn reduces thermal constraints. Second, the high efficiency delivers the maximum output power for the given input power, thereby extending battery life in portable applications.

## Power Switch Conduction Losses

Power switch dc conduction losses are caused by the flow of output current through the high-side, P-channel power switch and the low-side, N -channel synchronous rectifier, which have internal resistances ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) associated with them. The amount of power loss is approximated by

$$
P_{S W_{-C O N D}}=\left(R_{D S}(O N) H \times D+R_{D S}(O N) L \times(1-D)\right) \times I_{\text {OUT }}{ }^{2}
$$

where:

$$
D=\frac{V_{O U T}}{V_{I N}}
$$

The internal resistance of the power switches increases with temperature and with the input voltage decrease.

## Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an internal DCR associated with it. Larger size inductors have smaller DCR, which can decrease inductor conduction losses. Inductor core losses relate to the magnetic permeability of the core material. Because the ADP5300 is a high switching frequency dc-to-dc regulator, shielded ferrite core material is recommended because of its low core losses and low electromagnetic interference (EMI).
To estimate the total amount of power lost in the inductor, use the following equation:

$$
P_{L}=D C R \times I_{o u T^{2}}+\text { Core Losses }
$$

## Driver Losses

Driver losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge from the input supply to the gate, and then from the gate to ground.
Estimate driver losses using the following equation:

$$
P_{\text {DRIVER }}=\left(C_{G A T E \_H}+C_{G A T E \_L}\right) \times V_{I N}{ }^{2} \times f_{S W}
$$

where:
$C_{G A T E-H}$ is the gate capacitance of the internal high-side switch. $C_{G A T E \_L}$ is the gate capacitance of the internal low-side switch. $f_{S W}$ is the switching frequency in PWM mode.
The typical values for the gate capacitances are 69 pF for $\mathrm{C}_{\text {GATE_H }}$ and 31 pF for Cgate_l.

## Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of a switch node transition, the power switch provides all of the inductor current. The source to drain voltage of the power switch is half of the input voltage, resulting in power loss. Transition losses increase with both load current and input voltage and occur twice for each switching cycle.
Use the following equation to estimate transition losses:

$$
P_{\text {TRAN }}=V_{\text {IN }} / 2 \times \operatorname{IoUT} \times\left(t_{R}+t_{F}\right) \times f_{S W}
$$

where:
$t_{R}$ is the rise time of the SW node.
$t_{F}$ is the fall time of the SW node.
The typical value for the rise and fall times, $t_{R}$ and $t_{F}$, is 2 ns .
CIRCUIT BOARD LAYOUT RECOMMENDATIONS


Figure 42. Typical PCB Layout

## TYPICAL APPLICATION CIRCUITS

The ADP5300 can be used as a keep-alive, ultralow power stepdown regulator to extend the battery life (see Figure 43), and as a battery-powered equipment or wireless sensor network
controlled by a microcontroller or a processor (see Figure 44). The STOP switching function can achieve a quiet system environment for a noise sensitive application.


Figure 43. Typical ADP5300 Application with Li-Ion Battery and STOP Switching Functionality


Figure 44. Typical ADP5300 Application with Two Alkaline/NiMH Batteries

## FACTORY PROGRAMMABLE OPTIONS

To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.
Table 8. Output Voltage VID Setting Options

| Option | Description |
| :--- | :--- |
| Option 0 | VID resistor to set the output voltage as: $1.2 \mathrm{~V}, 1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.0 \mathrm{~V}, 2.1 \mathrm{~V}, 2.2 \mathrm{~V}, 2.3 \mathrm{~V}, 2.4 \mathrm{~V}, 2.5 \mathrm{~V}, 2.6 \mathrm{~V}, 2.7 \mathrm{~V}, 2.8 \mathrm{~V}, 2.9 \mathrm{~V}, 3.0 \mathrm{~V}, 3.3 \mathrm{~V}, 3.6 \mathrm{~V}$, or 3.3 V . |
| Option 1 | VID resistor to set the output voltage as: $0.8 \mathrm{~V}, 0.9 \mathrm{~V}, 1.0 \mathrm{~V}, 1.1 \mathrm{~V}, 1.3 \mathrm{~V}, 1.4 \mathrm{~V}, 1.6 \mathrm{~V}, 1.7 \mathrm{~V}, 1.9 \mathrm{~V}, 3.1 \mathrm{~V}, 3.2 \mathrm{~V}, 3.4 \mathrm{~V}, 3.9 \mathrm{~V}, 4.2 \mathrm{~V}, 4.5 \mathrm{~V}$, or 5.0 V . |

Table 9. Output Discharge Functionality Options

| Option | Description |
| :--- | :--- |
| Option 0 | Output discharge function disabled for buck regulator (default) |
| Option 1 | Output discharge function enabled form buck regulator |

Table 10. Soft-Start Timer Options

| Option | Description |
| :--- | :--- |
| Option 0 | $350 \mu \mathrm{~s}$ (default) |
| Option 1 | $2800 \mu \mathrm{~s}$ |

## OUTLINE DIMENSIONS



Figure 45. 10-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-10-9)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| ADP5300ACPZ-1-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 -Lead LFCSP, Output Voltage Option 0 with Output Discharge | $\mathrm{CP}-10-9$ |
| ADP5300ACPZ-2-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead LFCSP, Output Voltage Option 0 without Output Discharge | CP-10-9 |
| ADP5300ACPZ-3-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead LFCSP, Output Voltage Option 1 without Output Discharge | CP-10-9 |
| ADP5300ACPZ-4-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead LFCSP, 3.6V Fixed Output without Output Discharge, $2800 \mu \mathrm{~s}$ Soft Start Time | CP-10-9 |
| ADP5300-EVALZ |  | Evaluation Board |  |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+ MAX20408AFOC/VY+


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

