## 50 mA/500 mA, Ultralow Power Step-Down Regulator With Battery Voltage Monitor

## Data Sheet

## FEATURES

Input supply voltage range: 2.15 V to 6.50 V
Operates down to 2.00 V
Ultralow 240 nA quiescent current with no load
Selectable output voltages of 1.2 V to 3.6 V , or 0.8 V to 5.0 V
$\pm 1.5 \%$ output accuracy over the full temperature range in pulse-width modulation (PWM) mode
Selectable hysteresis mode or PWM operation mode
Output current
Up to $\mathbf{5 0} \mathbf{~ m A}$ in hysteresis mode
Up to 500 mA in PWM mode
VINOK flag to monitor input battery voltage
100\% duty cycle operation mode
2 MHz switching frequency with optional synchronization input from 1.5 MHz to 2.5 MHz
Quick output discharge (QOD) option
UVLO, OCP, and TSD protection
9-ball, $1.65 \mathrm{~mm} \times 1.87 \mathrm{~mm}$ WLCSP
Junction temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## APPLICATIONS

Energy (gas, water) metering
Portable and battery-powered equipment
Medical applications
Keep-alive power supply

## GENERAL DESCRIPTION

The ADP5303 is high efficiency, ultralow quiescent current step-down regulator that draws only 240 nA quiescent current to regulate the output at no load.

The ADP5303 runs from an input voltage of 2.15 V to 6.50 V , allowing the use of multiple alkaline or NiMH cells, Li-Ion cells, or other power sources. The output voltage is selectable from 0.8 V to 5.0 V by an external VID resistor and a factory fuse. The total solution requires only four tiny external components.
The ADP5303 can operate between hysteresis mode and PWM mode via the SYNC/MODE pin. In hysteresis mode, the regulator achieves excellent efficiency at less than 1 mW and provides up to 50 mA of output current. In PWM mode, the regulator produces a lower output ripple and supplies up to 500 mA of output current. The flexible configuration capability during operation of the device enables very efficient power management to meet both long battery life and low system noise requirements.

## TYPICAL APPLICATION CIRCUIT



Figure 1.

The ADP5303 integrates an ultralow power comparator with a factory programmable voltage reference to monitor the input battery voltage. The regulator runs at a 2 MHz switching frequency in PWM mode and the SYNC/MODE pin can be synchronized to an external clock from 1.5 MHz to 2.5 MHz .

Other key features in the ADP5303 include separate enabling, QOD, and safety features such as overcurrent protection (OCP), thermal shutdown (TSD), and input undervoltage lockout (UVLO).
The ADP5303 is available in 9-ball, $1.65 \mathrm{~mm} \times 1.87 \mathrm{~mm}$ WLCSP package rated for the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ junction temperature range.

Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
Typical Application Circuit ..... 1
General Description ..... 1
Revision History ..... 2
Detailed Functional Block Diagram ..... 3
Specifications ..... 4
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 14
Buck Regulator Operational Modes ..... 14
Oscillator and Synchronization ..... 14
Adjustable and Fixed Output Voltages ..... 14
Undervoltage Lockout (UVLO) ..... 15
Enable/Disable ..... 15
Current Limit ..... 15
REVISION HISTORY
3/2019—Rev. A to Rev. B
Changes to Adjustable and Fixed Output Voltages Section...... 14
Changes to Table 8, Table 9, Table 10, and Table 11 ..... 20
Changes to Ordering Guide ..... 21
6/2016-Rev. 0 to Rev. A
Section ..... 1
Short-Circuit Protection ..... 15
Soft Start ..... 15
Startup with Precharged Output ..... 15
100\% Duty Cycle Operation ..... 15
Active Discharge ..... 15
VINOK Function ..... 15
Thermal Shutdown ..... 15
Applications Information ..... 16
External Component Selection ..... 16
Selecting the Inductor ..... 16
Output Capacitor. ..... 16
Input Capacitor. ..... 17
Efficiency ..... 17
Printed Circuit Board Layout Recommendations ..... 18
Typical Application Circuits ..... 19
Factory Programmable Options ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 21
Change to SYNC Clock Range Parameter, Table 1 .....  4
Change to Table 4 .....  7
Change to Oscillator and Synchronization Section ..... 14
Changes to Table 8 ..... 20
10/2015—Revision 0: Initial Version

DETAILED FUNCTIONAL BLOCK DIAGRAM


Figure 2. Detailed Functional Block Diagram

## ADP5303

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum and maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY VOLTAGE RANGE | $\mathrm{V}_{\mathrm{IN}}$ | 2.15 |  | 6.50 | V |  |
| SHUTDOWN CURRENT | Ishutdown |  | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 40 \\ & 130 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {EN }}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {EN }}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |
| QUIESCENT CURRENT <br> Operating Quiescent Current in Hysteresis Mode <br> Operating Quiescent Current in PWM Mode | IQ_hYs <br> IQ pwm |  | $\begin{aligned} & 240 \\ & 240 \\ & 640 \\ & 425 \end{aligned}$ | $\begin{aligned} & 360 \\ & \\ & 520 \\ & 1500 \\ & \\ & 630 \end{aligned}$ | nA <br> nA <br> nA <br> $\mu \mathrm{A}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\jmath} \leq+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C} \\ & 100 \% \text { duty cycle operation, } \mathrm{V}_{\mathbb{N}}=3.0 \mathrm{~V} \text {, } \\ & \text { Vout set to } 3.3 \mathrm{~V} \end{aligned}$ |
| UNDERVOLTAGE LOCKOUT <br> UVLO Threshold <br> Rising <br> Falling | UVLO <br> Vuvio_rising <br> Vuvlo_falling | 1.90 | $\begin{aligned} & 2.06 \\ & 2.00 \end{aligned}$ | 2.14 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| OSCILLATOR CIRCUIT <br> Switching Frequency in PWM Mode Feedback (FB) Threshold of Frequency Fold | $\mathrm{f}_{\mathrm{sw}}$ <br> Vosc_fold | 1.7 | $\begin{aligned} & 2.0 \\ & 0.3 \end{aligned}$ | 2.3 | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} \end{aligned}$ |  |
| SYNCHRONIZATION THRESHOLD ${ }^{1}$ SYNC Clock Range SYNC High Level Threshold SYNC Low Level Threshold SYNC Duty Cycle Range SYNC/MODE Leakage Current | SYNCcıock <br> SYNCHIGH <br> SYNCLow <br> SYNC ${ }_{\text {duty }}$ <br> ISYnc leakage | $\begin{aligned} & 1.5 \\ & 1.2 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & \\ & 0.4 \\ & 1 / \mathrm{fsw}^{2}- \\ & 150 \\ & 150 \end{aligned}$ | MHz <br> V <br> V <br> ns <br> nA | $\mathrm{V}_{\text {SyNC/mode }}=3.6 \mathrm{~V}$ |
| MODE TRANSITION Transition Delay from Hysteresis Mode to PWM Mode | thYs_To_pwm |  | 20 |  | Clock cycles | SYNC/MODE goes logic high from logic low |
| EN PIN <br> Input Voltage Threshold <br> High <br> Low <br> Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\text {EN_LEAKAGE }} \end{aligned}$ | 1.2 |  | $\begin{aligned} & 0.4 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{nA} \end{aligned}$ |  |
| FB PIN |  |  |  |  |  |  |
| Output Options by VID Resistor PWM Mode | Vout_opt | 0.8 |  | 5.0 | V | 0.8 V to 5.0 V in various factory options |
| Fixed VID Code Voltage Accuracy | $\mathrm{V}_{\text {fB_PWM_FIX }}$ | $\begin{aligned} & -0.6 \\ & -1.2 \end{aligned}$ |  | $\begin{aligned} & +0.6 \\ & +1.2 \end{aligned}$ | \% \% | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, output voltage setting via factory fuse $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ |
| Adjustable VID Code Voltage Accuracy | Vfb_PWM_ADJ | -1.5 |  | +1.5 | \% | Output voltage setting via the VID resistor |
| Hysteresis Mode |  |  |  |  |  |  |
| Fixed VID Code Threshold Accuracy from Active Mode to Standby Mode | $V_{\text {FB_HYS_FIX }}$ | -0.75 -2.5 |  | +0.75 +2.5 | \% \% | $\begin{aligned} & \mathrm{T}_{\mu}=25^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mu} \leq+125^{\circ} \mathrm{C} \end{aligned}$ |
| Adjustable VID Code Threshold Accuracy from Active Mode to Standby Mode | $\mathrm{V}_{\text {Fb_HYS_ADJ }}$ | -3 |  | +3 | \% | $-40^{\circ} \mathrm{C} \leq \mathrm{T}^{\prime} \leq+125^{\circ} \mathrm{C}$ |

ADP5303

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hysteresis of Threshold Accuracy from Active Mode to Standby Mode Feedback Bias Current | $\mathrm{V}_{\text {FB_HYS (HYS) }}$ $I_{\text {FB }}$ |  | $\begin{aligned} & 1 \\ & 66 \\ & 25 \end{aligned}$ | $\begin{aligned} & 95 \\ & 45 \end{aligned}$ | \% <br> nA <br> nA | Output Option 0, $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ <br> Output Option 1, $\mathrm{V}_{\text {out }}=1.3 \mathrm{~V}$ |
| SW PIN <br> High-Side Power FET On Resistance Low-Side Power FET On Resistance Current-Limit in PWM Mode Peak Current in Hysteresis Mode Minimum On Time | RDS (ON) H <br> RDS (ON) L <br> lıim_pwm <br> lum_hys <br> $\mathrm{t}_{\text {MIN_ON }}$ | 800 | $\begin{aligned} & 386 \\ & 299 \\ & 1000 \\ & 265 \\ & 40 \end{aligned}$ | $\begin{aligned} & 520 \\ & 470 \\ & 1200 \\ & 70 \end{aligned}$ | $\mathrm{m} \Omega$ <br> $\mathrm{m} \Omega$ <br> mA <br> mA <br> ns | Pin to pin measurement <br> Pin to pin measurement <br> SYNC/MODE = high <br> SYNC/MODE = low |
| VINOK PIN <br> VINOK Monitor Threshold Range <br> VINOK Monitor Accuracy <br> VINOK Monitor Threshold Hysteresis <br> VINOK Rising Delay <br> VINOK Falling Delay <br> Leakage Current for VINOK Pin <br> Output Low Voltage for VINOK Pin | Vyinok(RIEE) <br> VyinokiHYS) <br> tvinok_RISE <br> tvinok_fall <br> Ivinok_leakage <br> Vinok_Low | $\begin{aligned} & 2.05 \\ & -1.5 \\ & -3 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 190 \\ & 130 \\ & 0.1 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.15 \\ & +1.5 \\ & +3 \\ & \\ & 1 \\ & 100 \\ & \hline \end{aligned}$ | V <br> \% <br> \% <br> \% <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{A}$ <br> mV | Factory programmable $\begin{aligned} & \mathrm{T}_{\mu}=25^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C} \end{aligned}$ $\mathrm{I}_{\text {linok }}=100 \mu \mathrm{~A}$ |
| SOFT START <br> Default Soft Start Time Start-Up Delay | tss <br> tstart_delay |  | $\begin{aligned} & 350 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ms} \end{aligned}$ | Factory trim, 1 bit ( $350 \mu \mathrm{~s}, 2800 \mu \mathrm{~s}$ ) <br> Delay from the EN pin being pulled high |
| Cout DISCHARGE SWITCH ON RESISTANCE | R ${ }_{\text {IIS }}$ |  | 290 |  | $\Omega$ |  |
| THERMAL SHUTDOWN <br> Threshold Hysteresis | Tshin Thys |  | $\begin{aligned} & 142 \\ & 127 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |  |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| PVIN to PGND | -0.3 V to +7 V |
| SW to PGND | -0.3 V to $\mathrm{PVIN}+0.3 \mathrm{~V}$ |
| FB to AGND | -0.3 V to +7 V |
| VID to AGND | -0.3 V to +7 V |
| EN to AGND | -0.3 V to +7 V |
| VINOK to AGND | -0.3 V to +7 V |
| SYNC/MODE to AGND | -0.3 V to +7 V |
| PGND to AGND | -0.3 V to +0.3 V |
| Storage Temperate Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operational Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\theta_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 9-Ball, $1.5 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ WLCSP | 132 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| A1 | SW | Switching Node Output for the Regulator. |
| A2 | PVIN | Power Input for the Regulator. |
| A3 | EN | Enable Input for the Regulator. Set this pin to logic low to disable the regulator. |
| B1 | PGND | Power Ground. |
| B2 | AGND | Analog Ground. |
| B3 | SYNC/MODE | Synchronization Input Pin (SYNC). To synchronize the switching frequency of the device to an external clock, connect this pin to an external clock with a frequency from 1.5 MHz to 2.5 MHz . <br> PWM or Hysteresis Mode Selection Pin (MODE). When this pin is logic high, the regulator operates in PWM mode. When this pin is logic low, the regulator operates in hysteresis mode. |
| C1 | VINOK | Output Power-Good Signal. This open-drain output is the power-good signal for the input voltage. |
| C2 | FB | Feedback Sensing Input for the Regulator. |
| C3 | VID | Voltage Configuration Pin. Connect an external resistor (RviD) from this pin to ground to configure the output voltage of the regulator (see Table 5). |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}, \mathrm{f}_{\text {SW }}=2 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. Hysteresis Efficiency vs. Load Current, Vout $=1.2 \mathrm{~V}$


Figure 5. Hysteresis Efficiency vs. Load Current, Vout $=1.8 \mathrm{~V}$


Figure 6. Hysteresis Efficiency vs. Load Current, Vout $=3.3 \mathrm{~V}$


Figure 7. Hysteresis Efficiency vs. Load Current, Vout $=1.5 \mathrm{~V}$


Figure 8. Hysteresis Efficiency vs. Load Current, Vout $=2.5 \mathrm{~V}$


Figure 9. PWM Efficiency vs. Load Current, Vout $=1.2 \mathrm{~V}$


Figure 10. PWM Efficiency vs. Load Current, Vout $=1.5 \mathrm{~V}$


Figure 11. PWM Efficiency vs. Load Current, Vout $=2.5 \mathrm{~V}$


Figure 12. Shutdown Current vs. $V_{I N}, E N=$ Low


Figure 13. PWM Efficiency vs. Load Current, Vout $=1.8 \mathrm{~V}$


Figure 14. PWM Efficiency vs. Load Current, Vout $=3.3 \mathrm{~V}$


Figure 15. Hysteresis Quiescent Current vs. $V_{I N}, S Y N C / M O D E=$ Low


Figure 16. Feedback Voltage vs. Temperature, PWM Mode


Figure 17. High-Side Ros (ол) н VS. VIN


Figure 18. Peak Current Limit vs. Temperature


Figure 19. Feedback Voltage vs. Temperature, Hysteresis Mode


Figure 20. Low-Side RDS (ON)L vs. $V_{I N}$


Figure 21. Peak Current Limit vs. VIN


Figure 22. UVLO Threshold, Rising and Falling, vs. Temperature


Figure 23. Steady Waveform of Hysteresis Mode, $I_{\text {LOAD }}=1 \mathrm{~mA}$ ( $I_{L}$ is the Inductor Current)


Figure 24. Soft Start, I LOAD $=300 \mathrm{~mA}$


Figure 25. Switching Frequency vs. $V_{\text {IN }}$


Figure 26. Steady Waveform of PWM Mode, $I_{\text {LOAD }}=300 \mathrm{~mA}$


Figure 27. Soft Start with Precharge Function


Figure 28. Load Transient of Hysteresis Mode, I LOAD from 0 mA to 50 mA


Figure 29. Line Transient of Hysteresis Mode, $I_{\text {LOAD }}=10 \mu \mathrm{~A}, V_{\mathbb{I}}$ from 2.5 V to 6 V


Figure 30. Input Voltage Ramp-Up and Ramp-Down in Hysteresis Mode


Figure 31. Load Transient of PWM Mode, I LOAD from 125 mA to 375 mA


Figure 32. Line Transient of PWM Mode, $I_{\text {LOAD }}=500 \mathrm{~mA}, V_{I N}$ from 2.5 V to 6 V


Figure 33. VINOK Function at VINOK Threshold $=3.0 \mathrm{~V}$


Figure 34. Output Short


Figure 35. Synchronized to 2.5 MHz


Figure 36. Hysteresis Mode to PWM Mode with 10 mA Load Current


Figure 37. Output Short Recovery


Figure 38. Quick Output Discharge Function


Figure 39. PWM Mode to Hysteresis Mode with 10 mA Load Current

## THEORY OF OPERATION

The ADP5303 is a high efficiency, ultralow quiescent current step-down regulator in a 9-ball WLCSP to meet demanding performance and board space requirements. The device enables direct connection to a wide input voltage range of 2.15 V to 6.50 V , allowing the use of multiple alkaline/ NiMH or Li-Ion cells and other power sources.

## BUCK REGULATOR OPERATIONAL MODES PWM Mode

In PWM mode, the buck regulator in the ADP5303 operates at a fixed frequency set by an internal oscillator. At the start of each oscillator cycle, the high-side MOSFET switch turns on and sends a positive voltage across the inductor. The inductor current increases until the current sense signal exceeds the peak inductor current threshold, which turns off the high-side MOSFET switch. This threshold is set by the error amplifier output. During the highside MOSFET off time, the inductor current decreases through the low-side MOSFET until the next oscillator clock pulse starts a new cycle.

## Hysteresis Mode

In hysteresis mode, the buck regulator in the ADP5303 charges the output voltage slightly higher than its nominal output voltage with PWM pulses by regulating the constant peak inductor current. When the output voltage increases until the output sense signal exceeds the hysteresis upper threshold, the regulator enters standby mode. In standby mode, the high-side and low-side MOSFETs and a majority of the circuitry are disabled to allow a low quiescent current as well as high efficiency performance.

During standby mode, the output capacitor supplies energy into the load and the output voltage decreases until it falls below the hysteresis comparator lower threshold. The buck regulator wakes up and generates the PWM pulses to charge the output again.
Because the output voltage occasionally enters standby mode and then recovers, the output voltage ripple in hysteresis mode is larger than the ripple in PWM mode.

## Mode Selection

The ADP5303 includes the SYNC/MODE pin to allow flexible configuration in hysteresis mode or PWM mode.
When a logic high level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in PWM mode. In PWM mode, the regulator can supply up to 500 mA of output current. The regulator can provide lower output ripple and output noise in PWM mode, which is useful for noise sensitive applications.
When a logic low level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in hysteresis mode. In hysteresis mode, the regulator draws only 240 nA of quiescent current typical to regulate the output under zero load, which allows the regulator to act as a keep-alive power supply in a battery-powered system. In hysteresis mode, the regulator supplies up to 50 mA of output current with a relatively large output ripple compared to PWM mode.

The user can alternate between hysteresis mode and PWM mode during operation. The flexible configuration capability during operation of the device enables efficient power management to meet high efficiency and low output ripple requirements when the system switches between active mode and standby mode.

## OSCILLATOR AND SYNCHRONIZATION

The ADP5303 operates at a typical 2 MHz switching frequency in PWM operation mode.
The switching frequency of the ADP5303 can be synchronized to an external clock with a frequency range from 1.5 MHz to 2.5 MHz . The ADP5303 automatically detects the presence of an external clock applied to the SYNC/MODE pin, and the switching frequency transitions to the frequency of the external clock. When the external clock signal stops, the device automatically switches back to the internal clock.

## ADJUSTABLE AND FIXED OUTPUT VOLTAGES

The ADP5303 provides adjustable output voltage settings by connecting one resistor through the VID pin to AGND. The VID detection circuitry works in the start-up, and the voltage ID code is sampled and held in the internal register and does not change until the next power cycle. Furthermore, the ADP5303 provides a fixed output voltage programmed via the factory fuse. In this condition, connect the VID pin to the PVIN pin.
The feedback resistor divider is built into the ADP5303, and the feedback pin (FB) must be tied directly to the output. An ultralow power voltage reference and an integrated high impedance feedback divider network contribute to the low quiescent current. Table 5 lists the output voltage options by the VID pin configurations. A 1\% accuracy resistor through VID to ground is recommended.
Table 5. Output Voltage (Vout) Options Using the VID Pin

| VID Configuration | Vout |  |
| :---: | :---: | :---: |
|  | Factory Option 0 (V) | Factory Option 1 (V) |
| Short to ground | 3.0 | 3.1 |
| Short to PVIN | 2.5 | 1.3 |
| $\mathrm{R}_{\mathrm{VID}}=499 \mathrm{k} \Omega$ | 3.6 | 5.0 |
| $\mathrm{R}_{\text {VID }}=316 \mathrm{k} \Omega$ | 3.3 | 4.5 |
| $\mathrm{RVIID}=226 \mathrm{k} \Omega$ | 2.9 | 4.2 |
| $\mathrm{R}_{\mathrm{VID}}=174 \mathrm{k} \Omega$ | 2.8 | 3.9 |
| $\mathrm{R}_{\mathrm{VID}}=127 \mathrm{k} \Omega$ | 2.7 | 3.4 |
| $\mathrm{R}_{\mathrm{VID}}=97.6 \mathrm{k} \Omega$ | 2.6 | 3.2 |
| $\mathrm{R}_{\mathrm{VID}}=76.8 \mathrm{k} \Omega$ | 2.4 | 1.9 |
| $\mathrm{R}_{V I D}=56.2 \mathrm{k} \Omega$ | 2.3 | 1.7 |
| $\mathrm{R}_{\text {VID }}=43 \mathrm{k} \Omega$ | 2.2 | 1.6 |
| $\mathrm{RVIID}=32.4 \mathrm{k} \Omega$ | 2.1 | 1.4 |
| $\mathrm{R}_{\mathrm{VID}}=25.5 \mathrm{k} \Omega$ | 2.0 | 1.1 |
| $\mathrm{R}_{\mathrm{VID}}=19.6 \mathrm{k} \Omega$ | 1.8 | 1.0 |
| $\mathrm{RVIID}=15 \mathrm{k} \Omega$ | 1.5 | 0.9 |
| $\mathrm{R}_{\mathrm{VID}}=11.8 \mathrm{k} \Omega$ | 1.2 | 0.8 |

Any of the individual VID settings are available as internally fixed options. Contact an Analog Devices, Inc. sales representative for more information on generating new models.

## UNDERVOLTAGE LOCKOUT (UVLO)

The UVLO circuitry monitors the input voltage level on the PVIN pin. If the input voltage falls below 2.00 V (typical), the regulator turns off. After the input voltage rises above 2.06 V (typical), the soft start period initiates, and the regulator is enabled when the EN pin is high.

## ENABLE/DISABLE

The ADP5303 includes a separate enable pin (EN). A logic high on the enable pin starts the regulator. Due to the low quiescent current design, it is typical for the regulator to start switching after a delay of few milliseconds from the enable pin (EN) being pulled high.
A logic low on the enable pin immediately disables the regulator and brings the regulator into an extremely low current consumption state.

## CURRENT LIMIT

The buck regulator in the ADP5303 has protection circuitry that limits the direction and the amount of current to a certain level that flows through the high-side MOSFET and the lowside MOSFET in cycle-by-cycle mode. The positive current limit on the high-side MOSFET limits the amount of current that can flow from the input to the output. The negative current limit on the low-side MOSFET prevents the inductor current from reversing direction and flowing out of the load.

## SHORT-CIRCUIT PROTECTION

The buck regulator in the ADP5303 includes frequency foldback to prevent current runaway on a hard short. When the output voltage at the feedback pin falls below 0.3 V (typical), indicating the possibility of a hard short at the output, the switching frequency in PWM mode is reduced to one-fourth of the internal oscillator frequency. The reduction in the switching frequency allows more time for the inductor to discharge, preventing a runaway of output current.

## SOFT START

The ADP5303 has an internal soft start function that ramps up the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This control prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the device. The typical default soft start time for the regulator is $350 \mu \mathrm{~s}$.
A different soft start time ( $2800 \mu \mathrm{~s}$ ) can be programmed for ADP5303 by the factory fuse.

## STARTUP WITH PRECHARGED OUTPUT

The buck regulator in the ADP5303 includes a precharged start-up feature to protect the low-side MOSFET from damage during startup. If the output voltage is precharged before the regulator turns on, the regulator prevents reverse inductor
current-which discharges the output capacitor-until the internal soft start reference voltage exceeds the precharged voltage on the feedback pin.

## 100\% DUTY CYCLE OPERATION

When the input voltage approaches the output voltage, the ADP5303 stops switching and enters 100\% duty cycle operation. The device connects the output via the inductor and the internal high-side power switch to the input. When the input voltage is charged again and the required duty cycle falls to $95 \%$ (typical), the buck regulator immediately restarts switching and regulation without allowing overshoot on the output voltage. In hysteresis mode, the ADP5303 draws an ultralow quiescent current of only 640 nA (typical) during 100\% duty cycle operation.

## ACTIVE DISCHARGE

The regulator in the ADP5303 integrates an optional, factory programmable discharge switch from the switching node to ground. This switch turns on when its associated regulator is disabled, which helps discharge the output capacitor quickly. The typical value of the discharge switch is $290 \Omega$ for the regulator.

By default, the discharge function is not enabled. The active discharge function can be enabled by the factory fuse.

## VINOK FUNCTION

The ADP5303 includes an open-drain VINOK output that indicates the battery voltage status. The VINOK output becomes active high when the input voltage on the PVIN pin is above the reference threshold. When the input voltage falls below the reference threshold, the VINOK pin goes low. Note that a relatively typical long validation time of $130 \mu \mathrm{~s}$ exists for the VINOK output status change due to the ultralow power comparator design.
Different VINOK thresholds are factory programmable from 2.05 V to 5.15 V in 50 mV steps. To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

## THERMAL SHUTDOWN

If the ADP5303 junction temperature exceeds $142^{\circ} \mathrm{C}$, the thermal shutdown circuit turns off the IC except for the internal linear regulator. Extreme junction temperatures may be the result of high current operation, poor circuit board design, or high ambient temperature. A $15^{\circ} \mathrm{C}$ hysteresis is included so that the ADP5303 does not return to operation after thermal shutdown until the junction temperature falls below $127^{\circ} \mathrm{C}$. When the device exits thermal shutdown, a soft start is initiated for each enabled channel.

## APPLICATIONS INFORMATION

This section describes the external components selection for the ADP5303. A typical application circuit is shown in Figure 40.


Figure 40. Typical Application Circuit

## EXTERNAL COMPONENT SELECTION

The ADP5303 is optimized for operation with a $2.2 \mu \mathrm{H}$ inductor and $10 \mu \mathrm{~F}$ output capacitors for various output voltages using the closed-loop compensation and adaptive slope compensation circuits. The selection of components depends on the efficiency, the load current transient, and other application requirements. The trade-offs among performance parameters, such as efficiency and transient response, are made by varying the choice of external components.

## SELECTING THE INDUCTOR

The high frequency switching of the ADP5303 allows the use of small surface-mount power inductors. The dc resistance (DCR) value of the selected inductor affects efficiency. In addition, it is recommended to select a multilayer inductor rather than a magnetic iron inductor because the high switching frequency increases the core temperature rise and enlarges the core loss. A minimum requirement of the dc current rating of the inductor is for it to be equal to the maximum load current plus half of the inductor current ripple $\left(\Delta \mathrm{I}_{\mathrm{L}}\right)$, as shown by the following equations:

$$
\begin{aligned}
& \Delta I_{L}=V_{\text {OUT }} \times\left(\frac{1-V_{\text {OUT }} / V_{I N}}{L \times f_{S W}}\right) \\
& I_{P K}=I_{\text {LOAD (MAX) }}+\left(\frac{\Delta I_{L}}{2}\right)
\end{aligned}
$$

where $I_{P K}$ is the peak inductor current.
Use the inductor series from different vendors shown in Table 6.

## OUTPUT CAPACITOR

Output capacitance is required to minimize the voltage overshoot, the voltage undershoot, and the ripple voltage present on the output. Capacitors with low equivalent series resistance (ESR) values produce the lowest output ripple. Furthermore, use capacitors such as X5R and X7R dielectric capacitors. Do not use Y 5 V and Z5U capacitors, which are unsuitable choices due to their large capacitance variation over temperature and their dc bias voltage changes. Because ESR is important, select the capacitor using the following equation:

$$
E S R_{\text {COUT }} \leq \frac{V_{\text {RIPPLE }}}{\Delta I_{L}}
$$

where:
$E S R_{\text {cout }}$ is the ESR of the chosen capacitor.
$V_{\text {RIPPLE }}$ is the peak-to-peak output voltage ripple.
Increasing the output capacitor value has no effect on stability and may reduce output ripple and enhance load transient response. When choosing the output capacitor value, it is important to account for the loss of capacitance due to output voltage dc bias.

Choose the capacitor series from the different vendors shown in Table 7.

Table 6. Recommended Inductors

| Vendor | Model | Inductance $(\boldsymbol{\mu H})$ | Dimensions $(\mathbf{m m})$ | DCR $(\mathbf{m} \Omega)$ | Isat $^{\mathbf{1}}(\mathbf{A})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| TDK | MLP2016V2R2MTOS1 | 2.2 | $2.0 \times 1.6 \times 0.85$ | 280 | 1.0 |
| Würth | 74479889222 | 2.2 | $2.5 \times 2.0 \times 1.2$ | 250 | 1.7 |
| Coilcraft | LPS3314-222MR | 2.2 | $3.3 \times 3.3 \times 1.3$ | 100 | 1.5 |

${ }^{1} I_{\text {SAT }}$ is the dc current at which the inductance drops $30 \%$ (typical) from its value without current.

Table 7. Input and Output Capacitors

| Vendor | Model | Capacitance $(\boldsymbol{\mu F})$ | Size |
| :--- | :--- | :--- | :--- |
| Murata | GRM188D71A106MA73 | 10 | 0603 |
| Murata | GRM21BR71A106KE51 | 10 | 0805 |
| Murata | GRM31CR71A106KA01 | 10 | 1206 |

## INPUT CAPACITOR

An input capacitor is required to reduce the input voltage ripple, input ripple current, and source impedance. Place the input capacitor as close as possible to the PVIN pin. A low ESR X7R or X 5 R capacitor is highly recommended to minimize the input voltage ripple. Use the following equation to determine the rms input current:

$$
I_{R M S} \geq I_{L O A D(M A X)} \sqrt{\frac{V_{O U T}\left(V_{I N}-V_{O U T}\right)}{V_{I N}}}
$$

For most applications, a $10 \mu \mathrm{~F}$ capacitor is sufficient. The input capacitor can be increased without any limit for better input voltage filtering.

## EFFICIENCY

Efficiency is the ratio of output power to input power. The high efficiency of the ADP5303 has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package, which in turn reduces thermal constraints. Second, the high efficiency delivers the maximum output power for the given input power, thereby extending battery life in portable applications.

## Power Switch Conduction Losses

Power switch dc conduction losses are caused by the flow of output current through the high-side P-channel power switch and the low-side N-channel synchronous rectifier, which have internal resistances ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) associated with them. The amount of power loss is approximated by
$P_{S W_{-C O N D}}=\left(R_{D S(O N) H} \times D+R_{D S(O N) L} \times(1-D)\right) \times I_{\text {OUTT }}{ }^{2}$
where $D=\frac{V_{O U T}}{V_{I N}}$.
The internal resistance of the power switches increases with temperature and with the input voltage decrease.

## Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an associated internal DCR. Larger inductors have a smaller DCR, which can decrease inductor conduction losses. Inductor core losses relate to the magnetic permeability of the core material. Because the ADP5303 is a high switching frequency dc-to-dc regulator, shielded ferrite core material is recommended because of its low core losses and low electromagnetic interference (EMI).

To estimate the total amount of power lost in the inductor $\left(\mathrm{P}_{\mathrm{L}}\right)$, use the following equation:

$$
P_{L}=D C R \times I_{o u T}{ }^{2}+\text { Core Losses }
$$

## Driver Losses

Driver losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge from the input supply to the gate, and then from the gate to ground.

Estimate driver losses ( $\mathrm{P}_{\text {DRIIVER }}$ ) using the following equation:

$$
P_{\text {DRIVER }}=\left(C_{G A T E_{-} H}+C_{G A T E_{-} L}\right) \times V_{I N}{ }^{2} \times f_{S W}
$$

where:
$C_{G A T E-H}$ is the gate capacitance of the internal high-side switch. $C_{G A T E} L$ is the gate capacitance of the internal low-side switch. $f_{S W}$ is the switching frequency in PWM mode.
The typical values for the gate capacitances are 69 pF for $\mathrm{C}_{\text {GATE_H }}$ and 31 pF for $\mathrm{C}_{\text {GATE_L }}$.

## Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of a switch node transition, the power switch provides all of the inductor current. The source to drain voltage of the power switch is half of the input voltage, resulting in power loss. Transition losses increase with both load current and input voltage and occur twice for each switching cycle.
Use the following equation to estimate transition losses ( $\mathrm{P}_{\text {TRAN }}$ ):

$$
P_{\text {TRAN }}=V_{I N} / 2 \times I_{O U T} \times\left(t_{R}+t_{F}\right) \times f_{S W}
$$

where:
$t_{R}$ is the rise time of the SW node.
$t_{F}$ is the fall time of the SW node.
The typical value for the rise and fall times, $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{F}}$, is 2 ns .

## PRINTED CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Figure 41 shows the typical printed circuit board (PCB) layout for the ADP5303.


Figure 41. Typical PCB Layout for the ADP5303

## TYPICAL APPLICATION CIRCUITS

The ADP5303 can be used as a keep-alive, ultralow power stepdown regulator to extend battery life (see Figure 42), and as a
battery-powered equipment or wireless sensor network controlled by a microcontroller or a processor (see Figure 43).


Figure 42. Typical Application Circuit with Li-Ion Battery


Figure 43. Typical Application Circuit with Two Alkaline or NiMH Batteries

## FACTORY PROGRAMMABLE OPTIONS

To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.
Table 8. Output Voltage VID Setting Options

| Option | Description |
| :--- | :--- |
| Option 0 | VID resistor to set the output voltage as follows: $1.2 \mathrm{~V}, 1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.0 \mathrm{~V}, 2.1 \mathrm{~V}, 2.2 \mathrm{~V}, 2.3 \mathrm{~V}, 2.4 \mathrm{~V}, 2.5 \mathrm{~V}, 2.6 \mathrm{~V}, 2.7 \mathrm{~V}, 2.8 \mathrm{~V}, 2.9 \mathrm{~V}, 3.0 \mathrm{~V}$, |
|  | 3.6 V , or 3.3 V (ADP5303ACBZ-1, ADP5303ACBZ-2, and ADP5303ACBZ-3 default) |
| Option 1 | VID resistor to set the output voltage as follows: $0.8 \mathrm{~V}, 0.9 \mathrm{~V}, 1.0 \mathrm{~V}, 1.1 \mathrm{~V}, 1.3 \mathrm{~V}, 1.4 \mathrm{~V}, 1.6 \mathrm{~V}, 1.7 \mathrm{~V}, 1.9 \mathrm{~V}, 3.1 \mathrm{~V}, 3.2 \mathrm{~V}, 3.4 \mathrm{~V}, 3.9 \mathrm{~V}, 4.2 \mathrm{~V}$, <br> 4.5 V, or 5.0 V |

Table 9. VINOK Monitor Threshold Options

| Option | VINOK Monitor Threshold Setting (V) |
| :--- | :--- |
| Option 0 | 2.05 |
| Option 1 | 2.10 |
| Option 2 | 2.15 |
| Option 3 | 2.20 (ADP5303ACBZ-3 default) |
| $\ldots$ | $\ldots$ |
| Option 20 | 3.00 (ADP5303ACBZ-1 and ADP5303ACBZ-2 default) |
| $\ldots$ | $\ldots$ |
| Option 62 | 5.10 |
| Option 63 | 5.15 |

Table 10. Output Discharge Functionality Options

| Option | Description |
| :--- | :--- |
| Option 0 | Output discharge function disabled for the buck regulator (ADP5303ACBZ-2 default) |
| Option 1 | Output discharge function enabled for the buck regulator (ADP5303ACBZ-1 and ADP5303ACBZ-3 default) |

Table 11. Soft Start Timer Options

| Option | Description |
| :--- | :--- |
| Option 0 | $350 \mu \mathrm{~s}$ (ADP5303ACBZ-1 and ADP5303ACBZ-2 default) |
| Option 1 | $2800 \mu \mathrm{~s}$ (ADP5303ACBZ-3 default) |

## OUTLINE DIMENSIONS



Figure 44. 9-Ball Wafer Level Chip Scale Package [WLCSP]
$1.65 \mathrm{~mm} \times 1.87 \mathrm{~mm}$ Body
(CB-9-6)
Dimensions shown in millimeters

| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| ADP5303ACBZ-1-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9-Ball Wafer Level Chip Scale Package [WLCSP] | CB-9-6 |
| ADP5303ACBZ-2-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9-Ball Wafer Level Chip Scale Package [WLCSP] | CB-9-6 |
| ADP5303ACBZ-3-R7 ADP5303-EVALZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9-Ball Wafer Level Chip Scale Package [WLCSP] Evaluation Board | CB-9-6 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ


[^0]:    ${ }^{1}$ SYNC refers to the synchronization function of the multifunction SYNC/MODE pin only.

