## Silicon SPDT Switch, Reflective, 100 MHz to 44 GHz

## Data Sheet

## FEATURES

Ultrawideband frequency range: $100 \mathbf{~ M H z}$ to $\mathbf{4 4} \mathbf{~ G H z}$
Reflective design
Low insertion loss with impedance match
1.0 dB typical to $\mathbf{1 8} \mathbf{~ G H z}$
1.4 dB typical to $\mathbf{4 0} \mathbf{~ G H z}$
1.7 dB typical to 44 GHz

Low insertion loss without impedance match
0.9 dB typical to $18 \mathbf{~ G H z}$
1.7 dB typical to 40 GHz
2.1 dB typical to 44 GHz

High input linearity
P1dB: $\mathbf{2 7 . 5 \mathrm { dBm } \text { typical }}$
IP3: $\mathbf{5 0} \mathbf{d B m}$ typical
High RF input power handling
Through path: 27 dBm
Hot switching: $\mathbf{2 7}$ dBm
No low frequency spurious
RF settling time ( $\mathbf{5 0 \%} \mathrm{V}_{\text {ctrL }}$ to 0.1 dB of final RF output): 17 ns
12-terminal, $\mathbf{2 . 2 5 \mathrm { mm } \times 2 . 2 5 \mathrm { mm } \text { LGA package } , ~ ( 2 )}$
Pin compatible with the ADRF5025 low frequency cutoff version

## APPLICATIONS

## Industrial scanners

Test and instrumentation
Cellular infrastructure: 5G mmWave
Military radios, radars, electronic counter measures (ECMs)
Microwave radios and very small aperture terminals (VSATs)

## GENERAL DESCRIPTION

The ADRF5024 is a reflective, single-pole double-throw (SPDT) switch manufactured in the silicon process.

This switch operates from 100 MHz to 44 GHz with better than 1.7 dB of insertion loss and 35 dB of isolation. The ADRF5024 has a radio frequency (RF) input power handling capability of 27 dBm for both the through path and hot switching.

The ADRF5024 draws a low current of $14 \mu \mathrm{~A}$ on the positive supply of +3.3 V and $120 \mu \mathrm{~A}$ on negative supply of -3.3 V . The device employs complementary metal-oxide semiconductor (CMOS)-/low voltage transistor to transistor logic (LVTTL)compatible controls.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The ADRF5024 is pin-compatible with the ADRF5025, low frequency cutoff version, which operates from 9 kHz to 44 GHz .

The ADRF5024 RF ports are designed to match a characteristic impedance of $50 \Omega$. For ultrawideband products, impedance matching on the RF transmission lines can further optimize high frequency insertion loss and return loss characteristics. Refer to the Electrical Specifications section, Typical Performance Characteristics section, and Applications Information section for more details.

The ADRF5024 comes in a $2.25 \mathrm{~mm} \times 2.25 \mathrm{~mm}$, 12-terminal, RoHS-compliant, land grid array (LGA) package and can operate between $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADRF5024

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History .....  2
Specifications ..... 3
Electrical Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
Power Derating Curves .....  5
ESD Caution ..... 5
Pin Configuration and Function Descriptions .....  .6
REVISION HISTORY
8/2020—Rev. B to Rev. C
Changes to Figure 7 and Figure 10 .....  7
5/2020—Rev. A to Rev. B
Change to Return Loss Parameter, Table 1 .....  3
Changes to Table 2 ..... 5
Changes to Insertion Loss, Return Loss, and Isolation Section,Figure 7, Figure 8, Figure 10, and Figure 117
Changes to Theory of Operation Section ..... 9
Interface Schematics ..... 6
Typical Performance Characteristics .....  7
Insertion Loss, Return Loss, and Isolation .....  7
Input Power Compression and Third-Order Intercept .....  8
Theory of Operation .....  9
Applications Information ..... 10
Evaluation Board. ..... 10
Probe Matrix Board ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13
5/2018—Rev. 0 to Rev. A
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
5/2018—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL SPECIFICATIONS

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}$ or VDD , and case temperature $\left(\mathrm{T}_{\mathrm{CASE}}\right)=25^{\circ} \mathrm{C}$ for $50 \Omega$ system, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE | f |  | 100 |  | 44,000 | MHz |
| INSERTION LOSS <br> Between RFC and RF1/RF2 (On) With Impedance Match <br> Without Impedance Match |  | See Figure 24 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz <br> See Figure 25 <br> 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz |  | $\begin{aligned} & 1.0 \\ & 1.4 \\ & 1.4 \\ & 1.4 \\ & 1.7 \\ & \\ & 0.9 \\ & 1.1 \\ & 1.5 \\ & 1.7 \\ & 2.1 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| RETURN LOSS <br> RFC and RF1/RF2 (On) <br> With Impedance Match <br> Without Impedance Match |  | See Figure 24 <br> 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz <br> See Figure 25 <br> 100 MHz to 18 GHz <br> 18 GHz to 26 GHz <br> 26 GHz to 35 GHz <br> 35 GHz to 40 GHz <br> 40 GHz to 44 GHz |  | $\begin{aligned} & 17 \\ & 13 \\ & 13 \\ & 18 \\ & 12 \\ & \\ & 21 \\ & 17 \\ & 13 \\ & 12 \\ & 10 \\ & \hline \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| ISOLATION <br> Between RFC and RF1/RF2 <br> Between RF1 and RF2 |  | 100 MHz to 18 GHz 18 GHz to 26 GHz 26 GHz to 35 GHz 35 GHz to 40 GHz 40 GHz to 44 GHz 100 MHz to 18 GHz 18 GHz to 26 GHz 26 GHz to 35 GHz 35 GHz to 40 GHz 40 GHz to 44 GHz |  | $\begin{aligned} & 42 \\ & 41 \\ & 38 \\ & 36 \\ & 35 \\ & 47 \\ & 45 \\ & 44 \\ & 42 \\ & 38 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| SWITCHING CHARACTERISTICS <br> Rise and Fall Time <br> On and Off Time RF Settling Time 0.1 dB <br> 0.05 dB | $\mathrm{t}_{\text {RISE, }} \mathrm{t}_{\text {FALL }}$ ton, toff | $10 \%$ to $90 \%$ of RF output <br> $50 \% \mathrm{~V}_{\text {ctRL }}$ to $90 \%$ of RF output <br> $50 \% \mathrm{~V}_{\text {стRL }}$ to 0.1 dB of final RF output <br> $50 \% \mathrm{~V}_{\text {ctrL }}$ to 0.05 dB of final RF output |  | $\begin{aligned} & 2 \\ & 10 \\ & 17 \\ & 22 \end{aligned}$ |  | ns ns <br> ns ns |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT LINEARITY ${ }^{1}$ <br> 1 dB Power Compression Third-Order Intercept | $\begin{aligned} & \text { P1dB } \\ & \text { IP3 } \end{aligned}$ | $200 \mathrm{MHz} \text { to } 40 \mathrm{GHz}$ <br> Two tone input power $=12 \mathrm{dBm}$ each tone, $\Delta \mathrm{f}=1 \mathrm{MHz}$ |  | $\begin{aligned} & 27.5 \\ & 50 \end{aligned}$ |  | dBm <br> dBm |
| SUPPLY CURRENT <br> Positive Supply Current Negative Supply Current | $\begin{aligned} & \mathrm{l} D \mathrm{DD} \\ & \mathrm{ISS} \end{aligned}$ | VDD and VSS pins |  | $\begin{aligned} & 14 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | $\mathrm{V}_{\text {INL }}$ <br> $\mathrm{V}_{\text {INH }}$ <br> IINL, INH | CTRL pin | $\begin{aligned} & 0 \\ & 1.2 \end{aligned}$ | $<1$ | $\begin{aligned} & 0.8 \\ & 3.3 \end{aligned}$ | V V <br> $\mu \mathrm{A}$ |
| RECOMMENDED OPERATING CONDITONS <br> Supply Voltage <br> Positive <br> Negative <br> Digital Control Voltage <br> RF Input Power ${ }^{2}$ <br> Through Path <br> Hot Switching | $V_{D D}$ <br> Vss <br> $V_{\text {CtRL }}$ <br> Pin | $\mathrm{f}=200 \mathrm{MHz} \text { to } 40 \mathrm{GHz}, \mathrm{~T}_{\text {CASE }}=85^{\circ} \mathrm{C}^{3}$ <br> RF signal is applied to RFC or through connected RF1/RF2 <br> RF signal is present at RFC while switching between RF1 and RF2 | $\begin{aligned} & 3.15 \\ & -3.45 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 3.45 \\ & -3.15 \\ & V_{D D} \\ & 27 \\ & 27 \end{aligned}$ | V <br> V V dBm dBm |

${ }^{1}$ For input linearity performance over frequency, see Figure 13 to Figure 16.
${ }^{2}$ For power derating over frequency, see Figure 2 and Figure 3.
${ }^{3}$ For $105^{\circ} \mathrm{C}$ operation, the power handling degrades from the $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ specification by 3 dB .

## ABSOLUTE MAXIMUM RATINGS

For the recommended operating conditions, see Table 1.
Table 2.

| Parameter | Rating |
| :---: | :---: |
| Positive Supply Voltage | -0.3 V to +3.6 V |
| Negative Supply Voltage | -3.6 V to +0.3 V |
| Digital Control Input Voltage |  |
| Voltage | -0.3 V to VDD + 0.3 V |
| Current | 3 mA |
| $\begin{aligned} & \text { RF Input Power }{ }^{1}(\mathrm{f}=200 \mathrm{MHz} \text { to } 40 \\ & \left.\mathrm{GHz}, \mathrm{~T}_{\text {CASE }}=85^{\circ} \mathrm{C}^{2}\right) \end{aligned}$ |  |
| Through Path | 27.5 dBm |
| Hot Switching | 27.5 dBm |
| RF Input Power Under Unbiased Condition ${ }^{1}\left(V_{D D}, V_{S S}=0 \mathrm{~V}\right)$ | 21 dBm |
| Temperature |  |
| Junction, $\mathrm{T}_{\text {J }}$ | $135^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow | $260^{\circ} \mathrm{C}$ |
| ESD Sensitivity |  |
| Human Body Model (HBM) |  |
| RFC, RF1, and RF2 Pins | 500 V |
| Digital Pins | 2000 V |
| Charged Device Model (CDM) | 1250 V |

${ }^{1}$ For power derating vs. frequency, see Figure 2 and Figure 3. This power derating is applicable for insertion loss path and hot switching power specifications.
${ }^{2}$ For $105^{\circ} \mathrm{C}$ operation, the power handling degrades from the TCASE $=85^{\circ} \mathrm{C}$ specification by 3 dB .

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {sc }}$ | Unit |
| :--- | :--- | :--- |
| CC-12-3, Through Path | 352 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

POWER DERATING CURVES


Figure 2. Power Derating vs. Frequency, Low Frequency Detail, $T_{\text {CASE }}=85^{\circ} \mathrm{C}$


Figure 3. Power Derating vs. Frequency, High Frequency Detail, $T_{\text {CASE }}=85^{\circ} \mathrm{C}$

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


$\begin{array}{ll}\text { NOTES } & \text { I. } \\ \text { 1. EXPOSED PAD MUST BE CONNECTED } \\ \text { TO THE RF/DC GROUND OF THE PCB. } \\ \text { It } \\ \text { Figure 4. Pin Configuration (Top View) }\end{array}$

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| $1,3,4,6,10,12$ | GND | Ground. These pins must be connected to the RF/dc ground of the PCB. <br> RF Common Port. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is <br> necessary when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. <br> 2 |
| RFC | RF1 | RF Port 1. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is necessary when <br> the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. <br> Positive Supply Voltage. |
| 7 | VDD | Control Input Voltage. See Figure 6 for the interface schematic. <br> 8 <br> 9 |
| CTRL | VSS | Negative Supply Voltage. <br> RF Port 2. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. No dc blocking capacitor is necessary when <br> the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. <br> Exposed Pad. The exposed pad must be connected to the RF/dc ground of the PCB. |

## INTERFACE SCHEMATICS



Figure 5. RFx Pins Interface Schematic


Figure 6. CTRL Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS

## INSERTION LOSS, RETURN LOSS, AND ISOLATION

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}$ or VDD, and $\mathrm{T}_{\text {CASE }}=25^{\circ} \mathrm{C}$ for a $50 \Omega$ system, unless otherwise noted.
Insertion loss, return loss and isolation are measured on the probe matrix board using ground-signal-ground (GSG) probes close to the RFx pins. See the Applications Information section for details on the evaluation and probe matrix boards.


Figure 7. Insertion Loss vs. Frequency with Impedance Match


Figure 8. Return Loss vs. Frequency for RFC and RFx (On) with Impedance Match


Figure 9. Isolation vs. Frequency with Impedance Match


Figure 10. Insertion Loss vs. Frequency Without Impedance Match


Figure 11. Return Loss vs. Frequency for RFC and RFx (On) Without Impedance Match


Figure 12. Isolation vs. Frequency Without Impedance Match

## ADRF5024

## INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT

$\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{VSS}=-3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}$ or VDD , and $\mathrm{T}_{\mathrm{CASE}}=25^{\circ} \mathrm{C}$ for a $50 \Omega$ system, unless otherwise noted. All of the large signal performance parameters were measured on the evaluation board.


Figure 13. Input P1dB vs. Frequency


Figure 14. Input IP3 vs. Frequency


Figure 15. Input P1dB vs. Frequency (Low Frequency Detail)


Figure 16. Input IP3 vs. Frequency (Low Frequency Detail)

## ADRF5024

## THEORY OF OPERATION

The ADRF5024 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.
All of the RF ports (RFC, RF1, and RF2) are dc-coupled to 0 V , and no dc blocking is required at the RF ports when the RF line potential is equal to 0 V .

The RF ports are internally matched to $50 \Omega$. Therefore, external matching networks are not required. However, impedance matching on transmission lines can be used to improve insertion loss and return loss performance at high frequencies.
The ADRF5024 integrates a driver to perform logic functions internally and provides the user with the advantage of a simplified CMOS/LVTTL-compatible control interface. This driver features a single digital control input pin, CTRL. The logic level applied to the CTRL pin determines which RF port is in the insertion loss state and in the isolation state (see Table 5).

The unselected RF port of the ADRF5024 is reflective. The isolation path provides high isolation between the unselected port and the insertion loss path.

The ideal power-up sequence is as follows:

1. Connect GND.
2. Power up VDD and VSS. Power up VSS after VDD to avoid current transients on VDD during ramp-up.
3. Apply the digital control inputs. The relative order of the control inputs is not important. However, powering the digital control inputs before the VDD supply may inadvertently forward bias and damage the internal ESD protection structures. To avoid this damage, use a series $1 \mathrm{k} \Omega$ resistor to limit the current flowing in to the control pin. Use pull-up or pull-down resistors if the controller is in a high impedance state after VDD is powered up and the control pins are not driven to a valid logic state.
4. Apply an RF input signal.

The ideal power-down sequence is the reverse order of the power-up sequence.

Table 5. Control Voltage Truth Table

| Digital Control Input (V cTrL ) | RF Path |  |
| :--- | :--- | :--- |
|  | RF2 to RFC |  |
| High | Isolation (off) | Insertion loss (on) |

## APPLICATIONS INFORMATION

## EVALUATION BOARD

The ADRF5024-EVALZ is a 4-layer evaluation board. The outer copper $(\mathrm{Cu})$ layers are $0.5 \mathrm{oz}(0.7$ mil) plated to 1.5 oz ( 2.2 mil ) and are separated by dielectric materials. Figure 17 shows the evaluation board stackup.


Figure 17. Evaluation Board (Cross Section View)
All RF and dc traces are routed on the top copper layer, whereas the inner and bottom layers are grounded planes that provide a solid ground for the RF transmission lines. The top dielectric material is 8 mil Rogers RO4003, offering optimal high frequency performance. The middle and bottom dielectric materials provide mechanical strength. The overall board thickness is 62 mil, which allows 2.4 mm RF launchers to be connected at the board edges.


Figure 18. Evaluation Board Layout, Top View
The RF transmission lines were designed using a coplanar waveguide (CPWG) model, with trace width of 14 mil and ground clearance of 7 mil to have a characteristic impedance of $50 \Omega$. For optimal RF and thermal grounding, as many plated through vias as possible are arranged around transmission lines and under the exposed pad of the package.

The ADRF5024-EVALZ has two layouts implemented, with and without impedance matching. By default, the impedance matched circuit is populated. For more details on this impedance matched circuit, refer to Impedance Matching in the Probe Matrix Board section.

THRU CAL can be used to calibrate out the board loss effects from the ADRF5024-EVALZ evaluation board measurements to determine the device performance at the pins of the IC. Figure 19 shows the typical board loss for the ADRF5024EVALZ evaluation board at room temperature, the embedded insertion loss, and the de-embedded insertion loss for the ADRF5024.


Figure 19. Insertion Loss vs. Frequency
Figure 20 shows the actual ADRF5024-EVALZ with its component placement.
Two power supply ports are connected to the VDD and VSS test points, TP7 and TP5 (or TP3 and TP1 if using without impedance match circuit), and the ground reference is connected to the GND test point, TP4 or TP8. On the supply traces, VDD and VSS, a 100 pF bypass capacitor filters high frequency noise. Additionally, unpopulated components positions are available for applying extra bypass capacitors.
A control port is connected to the CTRL test point, TP6 (or TP2 for without impedance match circuit). There are provisions for the resistor capacitor (RC) filter to eliminate dccoupled noise, if needed, by the application. The resistor can also improve the isolation between the RF and the control signal.

The RF input and output ports (RFC, RF1, and RF2) are connected through $50 \Omega$ transmission lines to the 2.4 mm RF launchers, J10, J9, and J8 (or J2, J3, and J1 for without impedance match circuit), respectively. These high frequency RF launchers are by contact and are not soldered to the board. A THRU CAL line connects the unpopulated J6 and J7 launchers (or J4 and J5 for without impedance match circuit). This transmission line is used to estimate the loss due to the PCB over the environmental conditions being evaluated.

The schematic of the ADRF5024-EVALZ evaluation board is shown in Figure 21.


Figure 20. Evaluation Board Component Placement


Figure 21. Simplified Evaluation Board Schematic
Table 6. Evaluation Board Components

| Component | Default Value | Description |
| :--- | :--- | :--- |
| C8, C9 | 100 pF | Capacitors, C0402 package |
| J8 to J10 | Not applicable | 2.4 mm end launch connectors (Southwest Microwave: 1492-04A-5) |
| R2 | $0 \Omega$ | Resistor, 0402 package |
| TP5 to TP8 | Not applicable | Through hole mount test points |
| U2 | ADRF5024 | ADRF5024 SPDT switch, Analog Devices, Inc. |
| PCB | $08-046672 \mathrm{E}$ | Evaluation PCB, Analog Devices |

## PROBE MATRIX BOARD

The probe matrix board is a 4-layer board. Similar to the evaluation board, this board also uses a 8 mil Rogers RO4003 dielectric. The outer copper layers are $0.5 \mathrm{oz}(0.7 \mathrm{mil})$ copper plated to 1.5 oz ( 2.2 mil ). The RF transmission lines were designed using a CPWG model with a width of 14 mil and ground spacing of 7 mil to have a characteristic impedance of $50 \Omega$.

Figure 22 and Figure 23 show the cross section and top view of the board, respectively. Measurements are made using GSG probes at close proximity to the RFx pins. Unlike the evaluation board, probing reduces reflections caused by mismatch arising from connectors, cables, and board layout, resulting in a more accurate measurement of the device performance.


Figure 22. Probe Matrix Board (Cross Section View)


Figure 23. Probe Board Layout (Top View)
The probe matrix board includes a through reflect line (TRL) calibration kit allowing board loss de-embedding. The actual board duplicates the same layout in matrix form to assemble multiple devices at one time. All S parameters were measured on this board.

## Impedance Matching

Impedance matching at the RFx pins can improve the insertion loss and return loss at high frequencies. Figure 24 and Figure 25 show the difference in the transmission lines at the RFC, RF1, and RF2 pins. This same circuit is implemented on the probe matrix boards and the evaluation boards.
The dimensions of the $50 \Omega$ lines are 14 mil trace width and 7 mil gap. To implement this impedance matched circuit, a 5 mil trace with a width of 5 mils was inserted between the pin pad and the $50 \Omega$ trace. The calibration kit reference kit does not include the 5 mil matching line, and therefore, the measured insertion loss includes the losses of the matching circuit.


Figure 24. With Impedance Match


Figure 25. Without Impedance Match

## OUTLINE DIMENSIONS



Figure 26. 12-Terminal Land Grid Array [LGA]
$2.25 \mathrm{~mm} \times 2.25 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CC-12-3)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Marking Code |
| :--- | :--- | :--- | :--- | :--- |
| ADRF5024BCCZN | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 12 -Terminal Land Grid Array [LGA] | $\mathrm{CC}-12-3$ | 24 |
| ADRF5024BCCZN-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 12-Terminal Land Grid Array [LGA] | CC-12-3 | 24 |
| ADRF5024-EVALZ |  | Evaluation Board |  |  |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSX210MA18E6327XTSA1 SKY13446-374LF SW-227-PIN CG2185X2 CG2415M6
MA4SW410B-1 MASW-002102-13580G MASW-008543-001SMB MASW-008955-TR3000 TGS4307 BGS 12PL6 E6327
BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8
SKY13374-397LF SKY13453-385LF CG2415M6-C2 HMC986A-SX SW-314-PIN UPG2162T5N-E2-A SKY13416-485LF MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588-TR3000 MASW-004103-13655P MASW-00310213590G MASWSS0202TR-3000 MA4SW310B-1 MA4SW110 SW-313-PIN CG2430X1 SKY13321-360LF SKY13405-490LF SKYA21001 BGSF 18DM20 E6327 SKY13415-485LF MMS008PP3 BGS13PN10E6327XTSA1 SKY13319-374LF

BGS14PN10E6327XTSA1 SKY12213-478LF SKY13404-466LF MASW-011060-TR0500 SKYA21024 SKY85601-11


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

