## Data Sheet

## FEATURES

Reflective, $50 \Omega$ design
Low insertion loss: $\mathbf{0 . 6 ~ d B}$ typical at 2.7 GHz
High power handling at $\mathrm{T}_{\text {CASE }}=105^{\circ} \mathrm{C}$
Long-term (>10 years operation)
Peak power: 43 dBm
CW power: $\mathbf{3 8} \mathbf{d B m}$
LTE power average ( $\mathbf{8} \mathbf{~ d B ~ P A R ) : ~} \mathbf{3 5} \mathbf{~ d B m}$
Single event ( $<10 \mathbf{~ s e c}$ operation)
LTE power average ( $\mathbf{8} \mathbf{d B}$ PAR): 41 dBm
High linearity
P0.1dB: 42.5 dBm typical
IP3: $\mathbf{6 5} \mathbf{~ d B m}$ typical at 2.0 GHz to 4.0 GHz
ESD ratings
HBM: 2 kV, Class 2
CDM: 1.25 kV
Single positive supply: 5 V
Positive control, CMOS/TTL compatible
16-lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP package

## APPLICATIONS

Cellular/4G infrastructure
Wireless infrastructure
Military and high reliability applications
Test equipment
Pin diode replacement

## GENERAL DESCRIPTION

The ADRF5132 is a high power, reflective, 0.7 GHz to 5.0 GHz , silicon, single-pole, double-throw (SPDT) reflective switch in a leadless, surface-mount package. The switch is ideal for high power and cellular infrastructure applications, like long-term evolution (LTE) base stations. The ADRF5132 has high power handling of 35 dBm LTE (average typical at $105^{\circ} \mathrm{C}$ ), a low insertion loss of 0.6 dB at 2.7 GHz , input third-order intercept of 65 dBm (typical), and 0.1 dB compression (P0.1dB) of 42.5 dBm .

## FUNCTIONAL BLOCK DIAGRAM

ADRF5132
>


The on-chip circuitry operates at a single, positive supply voltage of 5 V and a typical supply current of 1.1 mA typical, making the ADRF5132 an ideal alternative to pin diode-based switches.

The device is in a RoHS compliant, compact, 16-lead, $3 \mathrm{~mm} \times$ 3 mm LFCSP package.

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance .....  4
ESD Caution ..... 4
Pin Configuration and Function Descriptions. .....  5
REVISION HISTORY
8/2019—Rev. A to Rev. B
Changes to Figure 11 and Figure 12 ..... 7
Updated Outline Dimensions ..... 12
4/2018-Rev. 0 to Rev. AChanges to Figure 11
Changes to Figure 2 and Table 2 .....  5
Changes to Figure 17 ..... 11
Interface Schematics .....  5
Typical Performance Characteristics .....  6
Insertion Loss, Isolation, Return Loss, Third-Order Intercept,and Power Compression 6
Theory of Operation .....  8
Applications Information .....  9
Evaluation Board .....  9
Application Circuit ..... 10
Outline Dimensions ..... 12
Ordering Guide ..... 12

## 12/2017—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and $50 \Omega$ system, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  | 0.7 |  | 5.0 | GHz |
| INSERTION LOSS | $\begin{aligned} & 0.9 \mathrm{GHz} \\ & 2.7 \mathrm{GHz} \\ & 3.8 \mathrm{GHz} \\ & 5.0 \mathrm{GHz} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.6 \\ & 0.65 \\ & 0.9 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| ISOLATION RFC to RF1/RF2 (Worst Case) RF1 to RF2 (Worst Case) | 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 5.0 GHz <br> 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 5.0 GHz |  | $\begin{aligned} & 50 \\ & 45 \\ & 50 \\ & 35 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| RETURN LOSS <br> RFC <br> RFC to RF1/RF2 | 0.7 GHz to 4.0 GHz <br> 4.0 GHz to 5.0 GHz <br> 0.7 GHz to 4.0 GHz <br> 4.0 GHz to 5.0 GHz |  | $\begin{aligned} & 25 \\ & 15 \\ & 25 \\ & 15 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| SWITCHING SPEED <br> Rise and Fall Time (trise, teal) On and Off Time (ton, toff) | $90 \%$ to $10 \%$ of radio frequency (RF) output $50 \% \mathrm{~V}_{\text {CTL }}$ to $10 \%$ to $90 \%$ of RF output |  | $\begin{aligned} & 140 \\ & 550 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| INPUT POWER <br> 0.1 dB Compression (PO.1dB) |  |  | 42.5 |  | dB |
| INPUT THIRD-ORDER INTERCEPT (IP3) | Two-tone input power $=30 \mathrm{dBm}$ per tone at 10 MHz tone spacing 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz <br> 4.0 GHz to 5.0 GHz |  | $\begin{aligned} & 68 \\ & 65 \\ & 62 \end{aligned}$ |  | dBm <br> dBm <br> dBm |
| RECOMMENDED OPERATING CONDITIONS <br> Bias Voltage Range (VDD) Control Voltage Range (V $\mathrm{V}_{\text {ст }}$ ) Maximum RF Input Power $\mathrm{T}_{\text {CASE }}=105^{\circ} \mathrm{C}^{1}$ $T_{\text {CASE }}=85^{\circ} \mathrm{C}$ $T_{\text {CASE }}=25^{\circ} \mathrm{C}$ <br> Case Temperature Range (TCASE) | 0.7 GHz to 4.0 GHz <br> Continuous wave (CW) <br> 8 dB peak average ratio (PAR), long-term (>10 years operation), average <br> 8 dB PAR LTE, single event (<10 sec), average <br> CW <br> 8 dB PAR LTE, long-term ( $>10$ years operation), average <br> 8 dB PAR LTE, single event (<10 sec), average <br> CW <br> 8 dB PAR LTE, long-term (>10 years operation), average <br> 8 dB PAR LTE, single event (<10 sec), average | $\begin{aligned} & 4.5 \\ & 0 \end{aligned}$ $-40$ |  | 5.4 <br> VD <br> 38 <br> 35 <br> 41 <br> 40 <br> 35 <br> 41 <br> 43 <br> 35 <br> 41 $+105$ | V <br> V <br> dBm dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> ${ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUT CONTROL VOLTAGE <br> Low (VIL) <br> High ( $\mathrm{V}_{1 H}$ ) | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.4 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, at $<1 \mu \mathrm{~A}$ typical | $\begin{aligned} & 0 \\ & 1.3 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| SUPPLY CURRENT (Ido) | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 1.1 |  | mA |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Bias Voltage Range (VDD) | -0.3 V to +5.5 V |
| Control Voltage Range (VCTL) | -0.3 V to VDD |
| RF Input Power ${ }^{1}$ | 43 dBm |
| Channel Temperature | $135^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Peak Reflow Temperature (MSL3) | $260^{\circ} \mathrm{C}$ |
| ESD Sensitivity |  |
| $\quad$ Human Body Model (HBM) | 2 kV (Class 2) |
| $\quad$ Charged Device Model (CDM) | 1.25 kV |

${ }^{1}$ For recommended operating conditions, see Table 1.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

| Package Type | $\theta_{\jmath}$ | Unit |
| :--- | :--- | :--- |
| $C P-16-35$ | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 4, 5, 6, 8, 9, 12, 13, 15 | GND | Ground. See Figure 3 for the GND interface schematic. |
| 2 | RF1 | RF Port 1. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. |
| 3,10 | NIC | Not Internally Connected. These pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/dc ground externally. |
| 7 | RFC | RF Common Port. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. |
| 11 | RF2 | RF Port 2. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. |
| 14 | $V_{\text {ctı }}$ | Control Input. See Figure 4 for the $V_{\text {сть }}$ interface schematic. Refer to Table 5 and the recommended digital input control voltage range in Table 1. |
| 16 | V ${ }_{\text {D }}$ | Supply Voltage. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to RF/dc ground. |

Table 5. Truth Table

| Control Input, $\mathbf{V}_{\text {ctı }}$ State | Signal Path State |  |
| :--- | :--- | :--- |
|  | RFC to RF1 | RFC to RF2 |
| High | Off | On |
| Low | On | Off |

## INTERFACE SCHEMATICS



Figure 3. Ground Interface


Figure 4. Control Interface

## TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, ISOLATION, RETURN LOSS, THIRD-ORDER INTERCEPT, AND POWER COMPRESSION
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and $50 \Omega$ system, unless otherwise noted.


Figure 5. Insertion Loss of RF1 and RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 6. Isolation Between RFC and RF1/RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 7. Return Loss vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 8. Insertion Loss vs. Frequency over Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 9. Isolation Between RF1 and RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$, Switch Mode On


Figure 10. Input IP3 vs. Frequency over Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 11. Input 0.1 dB Power Compression (P0.1dB) vs. Frequency over Temperature, $V_{D D}=5 \mathrm{~V}$


Figure 12. Input 0.1 dB Power Compression (PO.1dB) vs. Frequency, $V_{D D}=5 \mathrm{~V}$

## THEORY OF OPERATION

The ADRF5132 requires a single-supply voltage applied to the $V_{D D}$ pin. Bypass capacitors are recommended on the supply line to minimize RF coupling.
The ADRF5132 is controlled via a digital control voltage applied to the $\mathrm{V}_{\text {CTL }}$ pin. A small bypassing capacitor is recommended on the $\mathrm{V}_{\text {CTL }}$ signal line to improve the RF signal isolation.

The ADRF5132 is internally matched to $50 \Omega$ at the RF input port (RFC) and the RF output ports (RF1 and RF2); therefore, no external matching components are required. The RFx (RFC, RF1, and RF2) pins are dc-coupled, and dc blocking capacitors are required on the RFx lines. The design is bidirectional; the input and outputs are interchangeable.

The ideal power-up sequence is as follows:

1. Connect the device to ground.
2. Power up $V_{\text {DD }}$.
3. Power up the digital control input. Powering the digital control input before the $V_{D D}$ supply can inadvertently forward bias and damage ESD protection structures.
4. Power up the RF input. Depending on the logic level applied to the $\mathrm{V}_{\text {CTL }}$ pin, one RF output port (for example, RF1) is set to on mode, by which an insertion loss path is provided from RFC to the output, while the other RF output port (for example, RF2) is set to off mode, by which the output is isolated from RFC.

Table 6. Switch Operation Mode

| Digital Control Input, <br> $\mathbf{V}_{\text {cTL }}$ | Switch Mode |  |
| :--- | :--- | :--- |
|  | RFC to RF1 | RFC to RF2 |
| 0 | Off mode: the RF1 port is isolated from RFC and is <br> reflective. | On mode: a low insertion loss path from RFC to the RF2 <br> port. <br> On mode: a low insertion loss path from RFC to the RF1 <br> port. | | Off mode: the RF2 port is isolated from RFC and is |
| :--- |
| reflective. |,

## APPLICATIONS INFORMATION

## EVALUATION BOARD

The ADRF5132-EVALZ can handle high power levels and temperatures at which the device operates.
The ADRF5132-EVALZ evaluation board is constructed with eight metal layers and dielectrics between each layer as shown in Figure 13. Each metal layer has $1 \mathrm{oz}(1.3 \mathrm{mil})$ copper thickness, whereas the external layers are 1.5 oz copper.
The top dielectric material is 10 mil Rogers RO4350, which exhibits a very low thermal coefficient, offering control over the thermal rise of the board. The dielectrics between the other metal layers are FR4. The total board thickness achieved is 60 mil .


Figure 13. ADRF5132-EVALZ Evaluation Board Cross Sectional View
The top copper layer has all RF and dc traces, whereas the other seven layers provide sufficient ground and help to handle the thermal rise on the ADRF5132-EVALZ. In addition, via holes are provided around transmission lines and under the exposed pad of package, as shown in Figure 15, for proper thermal grounding. RF transmission lines on the evaluation board are coplanar wave guide design with a width of 18 mil and ground spacing of 13 mil.

To ensure maximum heat dissipation and reduce thermal rise on the evaluation board, some application considerations are essential. Attach the ADRF5132-EVALZ to a copper support plate at the bottom of the evaluation board. The ADRF5132EVALZ comes with this support plate attachment. Attach the ADRF5132-EVALZ with its support plate to a big heat sink using thermal grease during all high power operations. Figure 14 shows the evaluation board temperature vs. RF power input tested with the preceding conditions and precautions (evaluation board and support plate attached to a big heat sink). The temperature rise is less than $5^{\circ} \mathrm{C}$ up to 43 dBm RF power input, which provides the required thermal dissipation when operated at high power levels.


Figure 14. ADRF5132-EVALZ Evaluation Board Temperature Rise (Oven Temperature Set to $75^{\circ} \mathrm{C}$ )


Figure 15. ADRF5132-EVALZ Evaluation Board Layout

## APPLICATION CIRCUIT

Generate the evaluation printed circuit board (PCB) used in the application circuit shown in Figure 17 with proper RF circuit design techniques. Signal lines at the RF port must have a $50 \Omega$
impedance, and the package ground leads and backside ground slug must connect directly to the ground plane. The evaluation board shown in Figure 16 is available from Analog Devices, Inc., upon request.


Figure 16. ADRF5132-EVALZ Evaluation Board Component Placement
Table 7. Bill of Materials for ADRF5132-EVALZ Evaluation Board

| Reference Designator | Description |
| :--- | :--- |
| J1 to J3 | PCB mount SMA connector |
| C1 to C5 | $100 \mathrm{pF}, 250 \mathrm{~V}$ capacitor, 0402 package |
| C6 | 1000 pF capacitor, 0402 package |
| C7 | $1 \mu \mathrm{~F}$ capacitor, 0402 package |
| C8, C9, C12 | Do not insert |
| R1 | $0 \Omega$ resistor, 0402 package |
| U1 | ADRF5132 SPDT switch |
| PCB ${ }^{1}$ | ADRF5132-EVALZ ${ }^{2}$ evaluation PCB |

[^1]
## Data Sheet ADRF5132



Figure 17. Application Circuit

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-2
Figure 18. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-16-35)
Dimensions shown in millimeters

| ORDERING GUIDE | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| Model $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead Lead Frame Chip Scale Package [LFCSP] | $\mathrm{CP}-16-35$ |
| ADRF5132BCPZN | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-35 |
| ADRF5132BCPZN-R7 | Evaluation Board |  |  |
| ADRF5132-EVALZ |  |  |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSX210MA18E6327XTSA1 SKY13446-374LF SW-227-PIN CG2185X2 CG2415M6
MA4SW410B-1 MASW-002102-13580G MASW-008543-001SMB MASW-008955-TR3000 TGS4307 BGS 12PL6 E6327
BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8
SKY13374-397LF SKY13453-385LF CG2415M6-C2 HMC986A-SX SW-314-PIN UPG2162T5N-E2-A SKY13416-485LF MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588-TR3000 MASW-004103-13655P MASW-00310213590G MASWSS0202TR-3000 MA4SW310B-1 MA4SW110 SW-313-PIN CG2430X1 SKY13321-360LF SKY13405-490LF SKYA21001 BGSF 18DM20 E6327 SKY13415-485LF MMS008PP3 BGS13PN10E6327XTSA1 SKY13319-374LF

BGS14PN10E6327XTSA1 SKY12213-478LF SKY13404-466LF MASW-011060-TR0500 SKYA21024 SKY85601-11


[^0]:    ${ }^{1}$ Peak power is 43 dBm , corresponding to PAR of 8 dB at LTE long-term

[^1]:    ${ }^{1}$ Circuit board material: Roger 4350 or Arlon 25FR.
    ${ }^{2}$ Reference this evaluation board number when ordering the complete evaluation board.

