High Power, 88 W Peak, Silicon SPDT, Reflective Switch, 0.7 GHz to 4.0 GHz

## Data Sheet

## FEATURES

Reflective, $50 \Omega$ design
Low insertion loss: 0.7 dB typical to 2.0 GHz
High power handling at $\mathrm{T}_{\text {CASE }}=105^{\circ} \mathrm{C}$
Long-term (>10 years) average
CW power: 43 dBm
Peak power: 49 dBm
LTE average power ( 8 dB PAR): 41 dBm
Single event ( $<10 \mathrm{sec}$ ) average
LTE average power (8 dB PAR): 44 dBm
High linearity
P0.1dB: 47 dBm typical
IP3: $\mathbf{7 0} \mathbf{d B m}$ typical
ESD ratings
HBM: 4 kV, Class 3A
CDM: 1.25 kV
Single positive supply: 5 V
Positive control, CMOS/TTL compatible
32-lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP package

## APPLICATIONS

## Wireless infrastructure

Military and high reliability applications
Test equipment
Pin diode replacement

## GENERAL DESCRIPTION

The ADRF5160 is a silicon-based, high power, 0.7 GHz to 4.0 GHz , silicon, single-pole, double-throw (SPDT) reflective switch in a leadless, surface-mount package. The switch is ideal for high power and cellular infrastructure applications, such as long-term evolution (LTE) base stations. The ADRF5160 has high power handling of 41 dBm ( 8 dB PAR LTE, long-term ( $>10$ years) average typical), a low insertion loss of 0.7 dB typical

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.
to 2.0 GHz , an input third-order intercept (IP3) of 70 dBm (typical), and a 0.1 dB compression point (P0.1dB) of 47 dBm . On-chip circuitry operates at a single positive supply voltage of 5 V at a typical supply current of 1.1 mA , making the ADRF5160 an ideal alternative to pin diode-based switches.

The ADRF5160 comes in an RoHS compliant, compact, 32-lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP.

Rev. 0

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
ESD Caution ..... 4
Pin Configuration and Function Descriptions. .....  5
REVISION HISTORY
5/2018—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CTL}}=0 \mathrm{~V} / \mathrm{V}_{\mathrm{DD}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and the device is a $50 \Omega$ system, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RANGE |  | 0.7 |  | 4.0 | GHz |
| INSERTION LOSS | 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 3.5 GHz <br> 3.5 GHz to 4.0 GHz |  | $\begin{aligned} & 0.7 \\ & 0.8 \\ & 0.9 \end{aligned}$ | $1.0^{1}$ | $\begin{aligned} & \hline \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| ISOLATION <br> RFC to RF1 and RF2 (Worst Case) <br> RF1 to RF2 | 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz <br> 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz |  | $\begin{aligned} & 53 \\ & 45 \\ & 51 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RETURN LOSS <br> RFC <br> RF1 and RF2 (On State) | 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz <br> 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz |  | $\begin{aligned} & 20 \\ & 19 \\ & 19 \\ & 18 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| SWITCHING CHARACTERISTICS <br> Rise and Fall Time ( $\mathrm{t}_{\text {RISE, }} \mathrm{t}_{\text {FALL }}$ ) On and Off Time (ton, toff) | 10\%/90\% radio frequency output (RFout) <br> $50 \% \mathrm{~V}_{\text {cti }}$ to $10 \% / 90 \%$ RFout |  | $\begin{aligned} & 0.27 \\ & 1.2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| INPUT LINEARITY <br> 0.1 dB Compression (P0.1dB) <br> Third-Order Intercept (IP3) | Two-tone input power $=30 \mathrm{dBm}$ per tone at 1 MHz tone spacing 0.7 GHz to 2.0 GHz <br> 2.0 GHz to 4.0 GHz |  | $\begin{gathered} 47 \\ 72 \\ 70 \\ \hline \end{gathered}$ |  | dBm <br> dBm <br> dBm |
| SUPPLY CURRENT |  |  | 1.1 |  | mA |
| DIGITAL CONTROL INPUT <br> Low Voltage <br> High Voltage Low and High Current | $\mathrm{V}_{\text {DD }}=4.5 \mathrm{~V}$ to $5.4 \mathrm{~V}, \mathrm{~T}_{\text {CASE }}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & 0.8 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| RECOMMENDED OPERATING CONDITIONS <br> Supply Voltage Range (VD) <br> Control Voltage Range (Vсть) <br> RF Input Power <br> Case Temperature $\left(\mathrm{T}_{\text {CASE }}\right)=105^{\circ} \mathrm{C}^{2}$ <br> $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {CASE }}=25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {CASE }}=-40^{\circ} \mathrm{C}$ <br> TCASE Range | Continuous wave (CW) <br> 8 dB peak average ratio (PAR) LTE, long-term (>10 years) average <br> 8 dB PAR LTE, single event ( $<10 \mathrm{sec}$ ) average <br> CW <br> 8 dB PAR LTE, long-term (>10 years) average <br> 8 dB PAR LTE, single event ( $<10 \mathrm{sec}$ ) average <br> CW <br> 8 dB PAR LTE, long-term (>10 years) average <br> 8 dB PAR LTE, single event ( $<10 \mathrm{sec}$ ) average <br> CW <br> 8 dB PAR LTE, long-term (>10 years) average <br> 8 dB PAR LTE, single event ( $<10 \mathrm{sec}$ ) average | $\begin{aligned} & 4.5 \\ & 0 \end{aligned}$ |  | 5.4 <br> VDD <br> 43 <br> 41 <br> 44 <br> 45 <br> 41 <br> 44 <br> 47.5 <br> 41 <br> 44 <br> 49 <br> 41 <br> 44 <br> +105 | V <br> V <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> dBm <br> ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage Range (V VD$)$ | -0.3 V to +5.4 V |
| Control Voltage Range (VCTL) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| RF Input Power ${ }^{1}$ | 49.7 dBm |
| Channel Temperature $^{135^{\circ} \mathrm{C}}$ |  |
| Maximum Peak Reflow Temperature | $260^{\circ} \mathrm{C}$ |
| $\quad$ (Moisture Sensitivity Level $3(\mathrm{MSL3}))^{2}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) Sensitivity |  |
| $\quad$ Human Body Model (HBM) | 4 kV (Class 3A) |
| $\quad$ Charged Device Model (CDM) | 1.25 kV |

${ }^{1}$ For the recommended operating conditions, see Table 1.
${ }^{2}$ See the Ordering Guide for additional information.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta} \boldsymbol{\jmath c}$ | Unit |
| :--- | :--- | :--- |
| HCP-32-1 | 8.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 to 3,5 to 11,13 to 20, 22 to 27,30 to 32 | GND | Ground. The package bottom has an exposed metal pad that must connect to the PCB RF/dc ground. |
| 4 | RF1 | RF Port 1. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. See Figure 3 for the interface schematic. |
| 12 | RFC | RF Common Port. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. See Figure 3 for the interface schematic. |
| 21 | RF2 | RF Port 2. This pin is dc-coupled and matched to $50 \Omega$. A dc blocking capacitor is required on this pin. See Figure 3 for the interface schematic. |
| 28 | $\mathrm{V}_{\text {cti }}$ | Control Input Pin. See Figure 4 for the $V_{\text {стL }}$ interface schematic. Refer to Table 5 for the signal path and the recommended input control voltage range shown in Table 1. |
| 29 | $V_{\text {DD }}$ | Supply Voltage Pin. |
|  | EPAD | Exposed Pad. Exposed pad must be connected to RF/dc ground. |

## INTERFACE SCHEMATICS



Figure 3. RFC, RF1, and RF2 Interface Schematic


Figure 4. Control Input ( $V_{\text {стL }}$ ) Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Insertion Loss for RF1 and RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 6. Isolation Between RFC and RF1 and RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 7. Return Loss vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 8. Insertion Loss vs. Frequency for Various Temperatures at $V_{D D}=5 \mathrm{~V}$


Figure 9. Isolation Between RF1 and RF2 vs. Frequency at $V_{D D}=5 \mathrm{~V}$


Figure 10. Input Third-Order Intercept (IP3) vs. Frequency for Various Temperatures, $V_{D D}=5 \mathrm{~V}$


Figure 11. Input 0.1dB Power Compression (P0.1dB) vs. Frequency, $V_{D D}=5 \mathrm{~V}$


Figure 12. Input 0.1 dB Compression ( P 0.1 dB ) vs. Frequency for Various Temperatures, $V_{D D}=5 \mathrm{~V}$

## THEORY OF OPERATION

The ADRF5160 requires a single-supply voltage applied to the $\mathrm{V}_{\mathrm{DD}}$ pin. Bypassing capacitors are recommended on the supply line to minimize RF coupling.
The ADRF5160 is controlled via a digital control voltage applied to the $\mathrm{V}_{\text {Сть }}$ pin. A bypassing capacitor is recommended on this digital signal line to improve the RF signal isolation.

The ADRF5160 is internally matched to $50 \Omega$ at the RF input port (RFC) and the RF output ports (RF1 and RF2). Therefore, no external matching components are required. The RFx pins are dc-coupled, and dc blocking capacitors are required on the RFx lines. The design is bidirectional, meaning that the input and outputs are interchangeable.

The ideal power-up sequence is as follows:

1. Connect GND.
2. Power up $V_{D D}$.
3. Power up the digital control input. Power the digital control input before the $V_{\text {DD }}$ supply to avoid inadvertently forward biasing and damaging the ESD protection structures.
4. Power up the RF input.

Depending on the logic level applied to the $\mathrm{V}_{\text {CTL }}$ pin, one RF output port (for example, RF1) is set to on mode, by which an insertion loss path is provided from the input to the output. While the other RF output port (for example, RF2) is set to off mode, by which the output is isolated from the input.

Table 5. Switch Operation Mode

| Digital Control Input (Vath | Signal Path |  |
| :--- | :--- | :--- |
|  | RF1 to RFC | RF2 to RFC |
|  | Isolation (off) | Insertion loss (on) |
| High | Insertion loss (on) | Isolation (off) |

## APPLICATIONS INFORMATION

## EVALUATION BOARD

The ADRF5160-EVALZ can withstand high power levels and temperatures at which the device operates.
The ADRF5160-EVALZ evaluation board is constructed with eight metal layers and dielectrics between each layer, as shown in Figure 13. Each metal layer has a $1 \mathrm{oz}(1.3 \mathrm{mil})$ copper thickness, and the external layers are plated to 2 oz .

The top dielectric material is 10 mil Rogers RO4350, which exhibits a low thermal coefficient, offering control over thermal rise of the board. The dielectrics between other metal layers are FR4. The overall board thickness is 62 mil .


Figure 13. ADRF5160-EVALZ Evaluation Board Cross Sectional View
The top copper layer has all RF and dc traces. The other seven layers provide sufficient ground and help handle the thermal rise on the ADRF5160-EVALZ. In addition, via holes are provided around transmission lines and under the exposed pad of package, as shown in Figure 15, for proper thermal grounding. RF transmission lines on the board are of a coplanar wave guide design with a width of 18 mils and ground spacing of 13 mils.

To ensure maximum heat dissipation and to reduce thermal rise on the board, some application considerations are essential. The evaluation board must be attached to a copper support plate at the bottom of the board. The ADRF5160-EVALZ comes with this support plate attachment. Attach this evaluation board with its support plate to a heat sink using thermal grease during all high power operations. Figure 14 shows the board temperature vs. the RF power input tested with the preceding conditions and precautions (the evaluation board and support plate are attached to a heat sink). The temperature rise is less than $8^{\circ} \mathrm{C}$ up to 48 dBm of RF power input, which provides the required thermal dissipation when operating at high power levels.


Figure 14. ADRF5160-EVALZ Evaluation Board Temperature Rise (Oven Temperature Set to $25^{\circ} \mathrm{C}$ )


Figure 15. ADRF5160-EVALZ Evaluation Board Layout

## TYPICAL APPLICATION CIRCUIT

Generate the evaluation PCB used in the typical application circuit shown in Figure 17 with proper RF circuit design techniques. Signal lines at the RF port must have a $50 \Omega$
impedance, and the package ground leads and backside ground slug must connect directly to the ground plane. The evaluation board shown in Figure 16 is available from Analog Devices, Inc., upon request.


Figure 16. ADRF5160-EVALZ Evaluation Board Component Placement

Table 6. Bill of Materials for the ADRF5160-EVALZ Evaluation Board

| Reference Designator | Description |
| :--- | :--- |
| C1 to C3 | $24 \mathrm{pF}, 200 \mathrm{~V}$ ultralow, effective series resistance (ESR) capacitors, 0402 |
| C4 | package |
| TP1, TP2, TP3 | $0.3 \mathrm{pF}, 200 \mathrm{~V}$ ultralow ESR capacitor, 0402 package |
| R1 | Test point connectors |
| J1, J2, J3 | $0 \Omega$ resistor, 0402 package |
| U1 | PCB mount, SubMiniature Version A (SMA) connectors |
| PCB $^{1}$ | ADRF5160 SPDT switch |

[^1]

Figure 17. Typical Application Circuit

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-4.
Figure 18. 32-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.85 mm Package Height (HCP-32-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | MSL Rating ${ }^{\mathbf{2}}$ | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADRF5160BCPZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | MSL3 | 32-lead Lead Frame Chip Scale Package [LFCSP] | HCP-32-1 |
| ADRF5160BCPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | MSL3 | 32-lead Lead Frame Chip Scale Package [LFCSP] | HCP-32-1 |
| ADRF5160-EVALZ |  |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.
${ }^{2}$ See the Absolute Maximum Ratings section for additional information.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Development Tools category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB MASW-000936-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 MAX2614EVKIT\# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT\# MAX2692EVKIT\# EV1HMC629ALP4E SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 119197HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ 106815-HMC441LM1 EV1HMC1018ALP4 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1 SKY67159-396EK1 SKY66181-11-EK1 SKY65804-696EK1 SKY13396-397LF-EVB


[^0]:    ${ }^{1}$ Guaranteed by design for device to device and over operating temperature variation.
    ${ }^{2}$ Peak power is 49 dBm , which corresponds to a PAR of 8 dB at LTE long-term.

[^1]:    ${ }^{1}$ The circuit board material is Roger 4350 or Arlon 25FR.
    ${ }^{2}$ Reference to this evaluation board number when ordering the complete evaluation board.

