

# SPI-/I<sup>2</sup>C-Compatible, 10-Bit Digital Temperature Sensor and 8-Channel ADC

## **Data Sheet**

## FEATURES

10-bit temperature-to-digital converter 10-bit 8-channel ADC DC input bandwidth Input range: 0 V to 2.25 V and 0 V to V<sub>DD</sub> Temperature range: -40°C to +120°C Temperature sensor accuracy of ±0.5°C Supply range: 2.7 V to 5.5 V Power-down current : <10 μA Internal 2.25 V<sub>REF</sub> option Double-buffered input logic I<sup>2</sup>C, SPI, QSPI<sup>™</sup>, MICROWIRE<sup>™</sup>, and DSP compatible 4-wire serial interface SMBus packet error checking (PEC) compatible 16-lead QSOP

## APPLICATIONS


Portable battery-powered instruments PCs Smart battery chargers Telecommunications systems electronic test equipment Domestic appliances Process controls

## **GENERAL DESCRIPTION**

The ADT7411<sup>1</sup> combines a 10-bit temperature-to-digital converter and a 10-bit 8-channel ADC in a 16-lead QSOP. This includes a band gap temperature sensor and a 10-bit ADC to monitor and digitize the temperature reading to a resolution of 0.25°C. The ADT7411 operates from a single 2.7 V to 5.5 V supply. The input voltage on the ADC channels has a range of 0 V to 2.25 V and the input bandwidth is dc. The reference for the ADC channels is derived internally. The ADT7411 provides two serial interface options: a 4-wire serial interface compatible with SPI, QSPI, MICROWIRE, and DSP interface standards, and a 2-wire SMBus/I<sup>2</sup>C interface. It features a standby mode that is controlled via the serial interface.

## **PIN CONFIGURATION**

**ADT7411** 



The ADT7411's wide supply voltage range, low supply current, and SPI-/I<sup>2</sup>C-compatible interface make it ideal for a variety of applications, including PCs, office equipment, and domestic appliances.

<sup>1</sup> Protected by U.S. Patent Numbers: 6,169,442; 5,867,012; 5,764174. Other patents pending.

Rev. C

**Document Feedback** 

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## **TABLE OF CONTENTS**

Features 1
Applications1
Pin Configuration1
General Description1
Revision History
Specifications
Functional Block Diagram6
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Functional Descriptions
Terminology9
Typical Performance Characteristics

## **REVISION HISTORY**

## 6/2017—Rev. B to Rev. C

Change to Note 1	1
Changes to Theory of Operation Section	13
Change to Table 7	
Change to Table 28	
Change to Table 32	
Updated Outline Dimensions	
Changes to Ordering Guide	

### 12/2006—Rev. A to Rev. B

Updated Format	Universal
Changes to Features	1
Changes to Table 1	
Changes to Table 2	7
Changes to Theory of Operation Section	
Changes to Figure 20	14
Changes to Table 7	
Changes to Table 16 Title	
Changes to Internal T <sub>HIGH</sub> Limit Register (Read/Write)	
[Address = 25h] Section	

Theory of Operation
Power-Up Calibration
Conversion Speed
Functional Description14
Analog Inputs 14
Functional Description—Measurement15
ADT7411 Registers 19
Serial Interface
Outline Dimensions
Ordering Guide

Changes to Internal TLOW Limit Register (Read/Write)	
[Address = 26h] Section	
Changes to External T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> Limit Register	
(Read/Write) [Address = 27h] Section	
Changes to External TLOW/AIN1 VLOW Limit Register	
(Read/Write) [Address = 28h] Section	
Changes to Serial Interface Selection Section	29
Changes to SPI Serial Interface Section	30
Changes to Read Operation Section	
Changes to Ordering Guide	35
3/2004—Rev. 0 to Rev. A	
Format Updated	Universal
Change to Equation	

8/2003—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{DD}$  = 2.7 V to 5.5 V, GND = 0 V, unless otherwise noted. Temperature ranges are -40°C to +120°C.

## Table 1.

Parameter <sup>1</sup>	Min	Тур	Max	Unit	Conditions/Comments
ADC DC ACCURACY					Maximum $V_{DD} = 5 V.$
Resolution			10	Bits	
Total Unadjusted Error (TUE)		2	3	% of FSR	$V_{DD} = 2.7 \text{ V}$ to 5.5 V.
· · · ·			2	% of FSR	$V_{DD} = 3.3 V (\pm 10\%).$
Offset Error			±0.5	% of FSR	
Gain Error			±2	% of FSR	
ADC BANDWIDTH			DC	Hz	
ANALOG INPUTS					
Input Voltage Range	0		2.25	v	AIN1 to AIN8. $C4 = 0$ in Control Configuration 3.
pat ronage nange	0		V <sub>DD</sub>	v	AIN1 to AIN8. $C4 = 1$ in Control Configuration 3.
DC Leakage Current	Ũ		•00 ±1	μA	
Input Capacitance		5	20	рF	
		10	20	MΩ	
Input Resistance THERMAL CHARACTERISTICS		10		1012.2	Internal reference used. Averaging on.
Internal Temperature Sensor					Internal reference used. Averaging on.
Accuracy @ $V_{DD} = 3.3 \text{ V} \pm 10\%$			±1.5	°C	$T_A = 85^{\circ}C.$
Accuracy $@V_{DD} = 3.3 V \pm 10\%$					
		±0.5	±3	°C	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C.$
		±2	±5	°C	$T_A = -40^{\circ}$ C to +120°C.
Accuracy @ $V_{DD} = 5 V \pm 5\%$		±2	±3	°C	$T_A = 0^{\circ}C$ to $85^{\circ}C$ .
		±3	±5	°C	$T_A = -40^{\circ}C \text{ to } +120^{\circ}C.$
Resolution			10	Bits	Equivalent to 0.25°C.
Long-Term Drift		0.25		°C	Drift over 10 years if part is operated at 55°C.
External Temperature Sensor					External transistor = 2N3906.
Accuracy @ $V_{DD} = 3.3 V \pm 10\%$			±1.5	°C	$T_{A} = 85^{\circ}C.$
			±3	°C	$T_A = 0^{\circ}C$ to 85°C.
			±5	°C	$T_A = -40^{\circ}C \text{ to } +120^{\circ}C.$
Accuracy @ $V_{DD} = 5 V \pm 5\%$		±2	±3	°C	$T_A = 0^{\circ}C$ to 85°C.
		±3	±5	°C	$T_A = -40^{\circ}C \text{ to } +120^{\circ}C.$
Resolution			10	Bits	Equivalent to 0.25°C.
Output Source Current		180		μA	High level.
		11		μA	Low level.
CONVERSION TIMES					Single-channel mode.
Slow ADC					5
V <sub>DD</sub> /AIN		11.4		ms	Averaging (16 samples) on.
		712		μs	Averaging off.
Internal Temperature		11.4		ms	Averaging (16 samples) on.
		712		μs	Averaging off.
External Temperature		24.22		ms	Averaging (16 samples) on.
		1.51		ms	Averaging off.
Fast ADC		1.51		1115	Averaging on.
V <sub>DD</sub> /AIN		712		116	Averaging (16 samples) on.
א <i>וואר ועע</i> א		44.5		μs	Averaging off.
Internal Temperature				μs	
Internal Temperature		2.14		ms	Averaging (16 samples) on.
Fortenne I Tenner en 1		134		μs	Averaging off.
External Temperature		14.25		ms	Averaging (16 samples) on.
		890		μs	Averaging off.

Parameter <sup>1</sup>	Min	Тур	Max	Unit	Conditions/Comments
ROUND ROBIN UPDATE RATE <sup>2</sup>					Time to complete one measurement cycle
					through all channels.
Slow ADC @ 25°C					
Averaging On		125.4		ms	AIN1 and AIN2 are selected on Pin 7 and Pin 8.
Averaging Off		17.1		ms	AIN1 and AIN2 are selected on Pin 7 and Pin 8.
Averaging On		140.36		ms	D+ and D– are selected on Pin 7 and Pin 8.
Averaging Off		12.11		ms	D+ and D– are selected on Pin 7 and Pin 8.
Fast ADC @ 25°C					
Averaging On		9.26		ms	AIN1 and AIN2 are selected on Pin 7 and Pin 8.
Averaging Off		578.96		μs	AIN1 and AIN2 are selected on Pin 7 and Pin 8.
Averaging On		24.62		ms	D+ and D– are selected on Pin 7 and Pin 8.
Averaging Off		3.25		ms	D+ and D- are selected on Pin 7 and Pin 8.
ON-CHIP REFERENCE <sup>3</sup>					
Reference Voltage	2.2662	2.28	2.2938	V	
Temperature Coefficient		80		ppm/°C	
DIGITAL INPUTS <sup>1, 3</sup>					
Input Current			±1	μA	$V_{IN} = 0 V \text{ to } V_{DD}.$
V <sub>IL</sub> , Input Low Voltage			0.8	V	
V <sub>IH</sub> , Input High Voltage	1.89			V	
Pin Capacitance		3	10	pF	All digital inputs.
SCL, SDA Glitch Rejection			50	ns	Input filtering suppresses noise spikes of less
					than 50 ns.
DIGITAL OUTPUTS	2.4				
Output High Voltage, V <sub>OH</sub>	2.4		~ .	V	Isource = Isink = 200 $\mu$ A.
Output Low Voltage, Vol			0.4	V	$I_{OL} = 3 \text{ mA}.$
Output High Current, IoH			1	mA	$V_{OH} = 5 V.$
Output Capacitance, Cout			50	pF	
INT/INT Output Saturation Voltage			0.8	V	$I_{OUT} = 4 \text{ mA}.$
I <sup>2</sup> C TIMING CHARACTERISTICS <sup>4, 5</sup>					
Serial Clock Period, t <sub>1</sub>	2.5			μs	Fast-mode I <sup>2</sup> C. See Figure 2.
Data In Setup Time to SCL High, t <sub>2</sub>	50			ns	
Data Out Stable after SCL Low, t <sub>3</sub>	0			ns	See Figure 2.
SDA Low Setup Time to SCL Low (Start Condition), t <sub>4</sub>	50			ns	See Figure 2.
SDA High Hold Time after SCL High (Stop Condition), t₅	50			ns	See Figure 2.
SDA and SCL Fall Time, t <sub>6</sub>			300	ns	See Figure 2.
SDA and SCL Rise Time, t <sub>7</sub>			300 <sup>6</sup>	ns	See Figure 2.
SPI TIMING CHARACTERISTICS <sup>1, 3, 7</sup>					
CS to SCLK Setup Time, t <sub>1</sub>	0			ns	See Figure 3.
SCLK High Pulse Width, t <sub>2</sub>	50			ns	See Figure 3.
SCLK Low Pulse Width, t <sub>3</sub>	50			ns	See Figure 3.
Data Access Time after SCLK Falling Edge, t <sub>4</sub> <sup>7</sup>			35	ns	See Figure 3.
Data Setup Time Prior to SCLK Rising Edge, ts	20			ns	See Figure 3.
	0			ns	See Figure 3.
Data Hold Time after SCLK Rising Edge, t <sub>6</sub>					
$\overline{CS}$ to SCLK Hold Time, t <sub>7</sub>	0			ns	See Figure 3.

## **Data Sheet**

Parameter <sup>1</sup>	Min	Тур	Мах	Unit	Conditions/Comments
POWER REQUIREMENTS					
V <sub>DD</sub>	2.7		5.5	V	
V <sub>DD</sub> Settling Time			50	ms	V <sub>DD</sub> settles to within 10% of its final voltage level.
IDD (Normal Mode) <sup>8</sup>			3	mA	$V_{\text{DD}}=3.3$ V, $V_{\text{IH}}=V_{\text{DD}}$ and $V_{\text{IL}}=GND.$
		2.2	3	mA	$V_{DD} = 5 \text{ V}, V_{IH} = V_{DD} \text{ and } V_{IL} = GND.$
I <sub>DD</sub> (Power-Down Mode)			10	μA	$V_{\text{DD}}=3.3$ V, $V_{\text{IH}}=V_{\text{DD}}$ and $V_{\text{IL}}=GND.$
			10	μA	$V_{DD} = 5 \text{ V}, V_{IH} = V_{DD} \text{ and } V_{IL} = GND.$
Power Dissipation			10	mW	$V_{DD} = 3.3$ V. Using normal mode.
			33	μW	$V_{DD} = 3.3$ V. Using shutdown mode.

<sup>1</sup> See the Terminology section.

<sup>2</sup> Round robin is the continuous sequential measurement of the following channels: V<sub>DD</sub>, internal temperature, external temperature (AIN1, AIN2), AIN3, AIN4, AIN5, AIN6, AIN7, and AIN8.

<sup>3</sup> Guaranteed by design and characterization, not production tested.


<sup>4</sup> The SDA and SCL timing is measured with the input filters turned on so as to meet the fast-mode I<sup>2</sup>C specification. Switching off the input filters improves the transfer rate but has a negative effect on the EMC behavior of the part.

 ${}^{\scriptscriptstyle 5}$  Guaranteed by design. Not tested in production.

<sup>6</sup> The interface is also capable of handling the I<sup>2</sup>C standard mode rise time specification of 1000 ns.

<sup>7</sup> All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ), and timed from a voltage level of 1.6 V.

<sup>8</sup> I<sub>DD</sub> specification is valid for full-scale analog input voltages. Interface inactive. ADC active. Load currents excluded.









Figure 4. Load Circuit for Access Time and Bus Relinguish Time

## FUNCTIONAL BLOCK DIAGRAM



## **ABSOLUTE MAXIMUM RATINGS**

## Table 2.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +7 V
Analog Input Voltage to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
Digital Input Voltage to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
Operating Temperature Range	-40°C to +120°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	
16-Lead QSOP	150°C
Power Dissipation <sup>1</sup>	$(T_{Jmax} - T_A)/\theta_{JA}$
Thermal Impedance <sup>2</sup>	
θ <sub>JA</sub> Junction-to-Ambient	105.44°C/W
θ <sub>JC</sub> Junction-to-Case	38.8°C/W
IR Reflow Soldering	
Peak Temperature	220°C (0°C/5°C)
Time at Peak Temperature	10 sec to 20 sec
Ramp-Up Rate	2°C/sec to 3°C/sec
Ramp-Down Rate	–6°C/sec
IR Reflow Soldering (Pb-Free Package)	
Peak Temperature	260°C (+0°C)
Time at Peak Temperature	20 sec to 40 sec
Ramp-Up Rate	3°C/sec maximum
Ramp-Down Rate	–6°C/sec maximum
Time 25°C to Peak Temperature	8 minutes maximum

<sup>1</sup> Values relate to package being used on a 4-layer board.

<sup>2</sup> Junction-to-case resistance is applicable to components featuring a preferential flow direction, for example, components mounted on a heat sink. Junction-to-ambient resistance is more useful for air-cooled PCB-mounted components.

Table 3	I <sup>2</sup> C Address	Selection
---------	--------------------------	-----------

ADD Pin	I <sup>2</sup> C Address
Low	1001 000
Float	1001 010
High	1001 011


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS**



## Table 4. Pin Function Descriptions

Pin		
No.	Mnemonic	Description
1	AIN6	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .
2	AIN5	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .
3	NC	No Connection.
4	CS	SPI—Active Low Control Input. This is the frame synchronization signal for the input data. When CS goes low, it
		enables the input register and data is transferred in on the rising edges and out on the falling edges of the subsequent serial clocks. It is recommended that this pin be tied high to V <sub>DD</sub> when operating the serial interface in I <sup>2</sup> C mode.
5	GND	Ground Reference Point for All Circuitry on the Part. Analog and digital ground.
6	V <sub>DD</sub>	Positive Supply Voltage, 2.7 V to 5.5 V. The supply should be decoupled to ground.
7	D+/AIN1	Positive Connection to External Temperature Sensor/Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to 5 V.
8	D-/AIN2	Negative Connection to External Temperature Sensor/Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to 5 V.
9	AIN3	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .
10	INT/INT	Overlimit Interrupt. The output polarity of this pin can be set to give an active low or active high interrupt when temperature, V <sub>DD</sub> , or AIN limits are exceeded. Default is active low. Open-drain output needs a pull-up resistor.
11	DOUT/ADD	DOUT—SPI Serial Data Output. Logic output. Data is clocked out of any register at this pin. Data is clocked out on the falling edge of SCLK. Open-drain output needs a pull-up resistor.
		ADD—I <sup>2</sup> C Serial Bus Address Selection Pin. Logic input. A low on this pin gives the Address 1001 000, while leaving it floating gives the Address 1001 010 and setting it high gives the Address 1001 011. The I <sup>2</sup> C address set up by the ADD pin is not latched by the device until after this address has been sent twice. On the eighth SCL cycle of the second valid communication, the serial bus address is latched in. Any subsequent changes on this pin have no effect on the I <sup>2</sup> C serial bus address.
12	SDA/DIN	SDA—I <sup>2</sup> C Serial Data Input. I <sup>2</sup> C serial data to be loaded into the part's registers is provided on this input. An open- drain configuration needs a pull-up resistor. DIN—SPI Serial Data Input. Serial data to be loaded into the part's registers is provided on this input. Data is clocked into a register on the rising edge of SCLK. An open-drain configuration needs a pull-up resistor.
13	SCL/SCLK	Serial Clock Input. This is the clock input for the serial port. The serial clock is used to clock data out of any register of the ADT7411 and to clock data into any register that can be written to. An open-drain configuration needs a pull-up resistor.
14	AIN4	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .
15	AIN8	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .
16	AIN7	Analog Input. Single-ended analog input channel. Input range is 0 V to 2.25 V or 0 V to $V_{DD}$ .

## TERMINOLOGY

### **Relative Accuracy**

Relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the ADC transfer function. A typical INL vs. code plot can be seen in Figure 10.

## Total Unadjusted Error (TUE)

Total unadjusted error is a comprehensive specification that includes the sum of the relative accuracy error, gain error, and offset error under a specified set of conditions.

## **Offset Error**

This is a measure of the offset error of the ADC. It can be negative or positive. It is expressed in mV.

## **Gain Error**

This is a measure of the span error of the ADC. It is the deviation in slope of the actual ADC transfer characteristic from the ideal expressed as a percentage of the full-scale range.

## **Offset Error Drift**

This is a measure of the change in offset error with changes in temperature. It is expressed in ppm of full-scale range/°C.

## **Gain Error Drift**

This is a measure of the change in gain error with changes in temperature. It is expressed in ppm of full-scale range/°C.

## Long-Term Temperature Drift

This is a measure of the change in temperature error with the passage of time. It is expressed in degrees Celsius. The concept of long-term stability has been used for many years to describe by what amount an IC's parameter would shift during its lifetime. This is a concept that has been typically applied to both voltage references and monolithic temperature sensors. Unfortunately, ICs cannot be evaluated at room temperature (25°C) for 10 years or so to determine this shift. As a result, manufacturers typically perform accelerated lifetime testing of ICs by operating ICs at elevated temperatures (between 125°C and 150°C) over a shorter period (typically between 500 hours and 1,000 hours). Because of this operation, the lifetime of an IC is significantly accelerated due to the increase in rates of reaction within the semiconductor material.

## DC Power Supply Rejection Ratio (PSRR)

The power supply rejection ratio (PSRR) is defined as the ratio of the power in the ADC output at full-scale frequency f to the power of a 100 mV sine wave applied to the  $V_{\rm DD}$  supply of frequency fs.

 $PSRR (dB) = 10 \log(Pf/Pfs)$ 

where:

*Pf* is the power at frequency f in ADC output.

 $\mathit{Pfs}$  is the power at frequency fs coupled into the  $V_{\rm DD}$  supply.

### **Round Robin**

This term describes the ADT7411 cycling through the available measurement channels in sequence, taking a measurement on each channel.

## **TYPICAL PERFORMANCE CHARACTERISTICS**








Figure 7. Supply Current vs. Supply Voltage at 25°C




















Figure 12. ADC Offset Error and Gain Error vs. Temperature

## **Data Sheet**





Figure 13. External Temperature Error vs. PCB Leakage Resistance







Figure 15. ADC Offset Error and Gain Error vs. VDD



ADT7411

Figure 16. External Temperature Error vs. Capacitance Between D+ and D-




Figure 17. External Temperature Error vs. Differential Mode Noise Frequency




Figure 18. Internal Temperature Error vs. Power Supply Noise Frequency




Figure 19. Temperature Sensor Response to Thermal Shock

# THEORY OF OPERATION

After the power-up calibration routine, the ADT7411 goes into idle mode. In this mode, the device is not performing any measurements and is fully powered up.

To begin monitoring, write first to the Control Configuration 3 register (Address 1Ah) and Control Configuration 2 register (Address 19h), and then write to the Control Configuration 1 register (Address 18h) and set Bit C0 = 1. The ADT7411 goes into its power-up default measurement mode, which is round robin. The device performs measurements in the following channel sequence:

- $1. \quad V_{\text{DD}} \text{ channel} \\$
- 2. Internal temperature sensor channel
- 3. External temperature sensor channel (or AIN1 and AIN2 if external diode is not set up)
- 4. AIN3
- 5. AIN4
- 6. AIN5
- 7. AIN6
- 8. AIN7
- 9. AIN8

Once it finishes taking measurements on the AIN8 channel, the device immediately loops back to start taking measurements on the V<sub>DD</sub> channel and repeats the same cycle as before. This loop continues until the monitoring is stopped by resetting Bit C0 of the Control Configuration 1 register to 0. It is also possible to continue monitoring as well as switching to single-channel mode by writing to the Control Configuration 2 register (Address 19h) and setting Bit C4 = 1. Further explanations of the single-channel and round robin measurement modes are given in the Single-Channel Measurement and Round Robin Measurement sections. All measurement channels have averaging enabled on them at power-up. Averaging forces the device to take an average of 16 readings before giving a final measured result. To disable averaging and consequently decrease the conversion time by a factor of 16, set C5 = 1 in the Control Configuration 2 register.

There are eight single-ended analog input channels on the ADT7411: AIN1 to AIN8. AIN1 and AIN2 are multiplexed with the external temperature sensors D+ and D- terminals. Bits C1 and C2 of the Control Configuration 1 register (Address 18h) are used to select between AIN1/2 and the external temperature sensor. The input range on the analog input channels is dependent on whether the ADC reference used is the internal  $V_{REF}$  or  $V_{DD}$ . To meet linearity specifications, it is recommended that the maximum  $V_{DD}$  value is 5 V. Bit C4 of the Control Configuration 3 register is used to select between the internal reference and  $V_{DD}$  as the analog inputs' ADC reference.

The dual serial interface defaults to the I<sup>2</sup>C protocol on powerup. To select and lock in the SPI protocol, follow the selection process as described in the Serial Interface Selection section. The I<sup>2</sup>C protocol cannot be locked in, while the SPI protocol on selection is automatically locked in. The interface can only be switched back to I<sup>2</sup>C when the device is powered off and on. When using I<sup>2</sup>C, the  $\overline{CS}$  pin should be tied to either V<sub>DD</sub> or GND.

There are a number of different operating modes on the ADT7411 devices and all of them can be controlled by the configuration registers. These features consist of enabling and disabling interrupts, polarity of the INT/INT pin, enabling and disabling the averaging on the measurement channels, SMBus timeout, and software reset.

## **POWER-UP CALIBRATION**

It is recommended that no communication to the part is initiated until approximately 5 ms after  $V_{DD}$  has settled to within 10% of its final value. It is generally accepted that most systems take a maximum of 50 ms to power up. Power-up time is directly related to the amount of decoupling on the voltage supply line.

During the 5 ms after  $V_{DD}$  has settled, the part is performing a calibration routine; any communication to the device interrupts this routine and can cause erroneous temperature measurements. If it is not possible to have  $V_{DD}$  at its nominal value by the time 50 ms elapses or that communication to the device starts prior to  $V_{DD}$  settling, then it is recommended that a measurement be taken on the  $V_{DD}$  channel before a temperature measurement is taken. The  $V_{DD}$  measurement is used to calibrate out any temperature measurement error due to different supply voltage values.

## **CONVERSION SPEED**

The internal oscillator circuit used by the ADC has the capability to output two different clock frequencies. This means that the ADC is capable of running at two different speeds when doing a conversion on a measurement channel. Therefore, the time taken to perform a conversion on a channel can be reduced by setting C0 of the Control Configuration 3 register (Address 1Ah). This increases the ADC clock speed from 1.4 Hz to 22 kHz. At the higher clock speed, the analog filters on the D+ and D– input pins (external temperature sensor) are switched off. This is why the power-up default setting is to have the ADC working at the slow speed. The typical times for fast and slow ADC speeds are given in Table 1.

The ADT7411 powers up with averaging on. This means every channel is measured 16 times and internally averaged to reduce noise. The conversion time can also be reduced by turning the averaging off. This is done by setting Bit C5 of the Control Configuration 2 register (Address 19h) to a 1.

# FUNCTIONAL DESCRIPTION

## ANALOG INPUTS

## Single-Ended Inputs

The ADT7411 offers eight single-ended analog input channels. The analog input range is from 0 V to 2.25 V or 0 V to  $V_{DD}$ . To maintain the linearity specification, it is recommended that the maximum  $V_{DD}$  value be set at 5 V. Selection between the two input ranges is done by Bit C4 of the Control Configuration 3 register (Address 1Ah). Setting this bit to 0 sets up the analog input ADC reference to be sourced from the internal voltage reference of 2.25 V. Setting the bit to 1 sets up the ADC reference to be sourced from  $V_{DD}$ .

The ADC resolution is 10 bits and is mostly suitable for dc input signals or very slowly varying ac signals. Bit C1 and Bit C2 of the Control Configuration 1 register (Address 18h) are used to set up Pin 7 and Pin 8 as AIN1 and AIN2. Figure 20 shows the overall view of the 8-channel analog input path.






Figure 20. Octal Analog Input Path


## **Converter Operation**

The analog input channels use a successive approximation ADC based around a capacitor DAC. Figure 21 and Figure 22 show simplified schematics of the ADC. Figure 21 shows the ADC during acquisition phase. SW2 is closed and SW1 is in Position A. The comparator is held in a balanced condition and the sampling capacitor acquires the signal on AIN.



When the ADC eventually goes into conversion phase (see Figure 22) SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The control logic and the DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. Figure 24 shows the ADC transfer function for single-ended analog inputs.





12882-020




Figure 23. Signal Conditioning for External Diode Temperature Sensor

## **ADC Transfer Function**

The output coding of the ADT7411 analog inputs is straight binary. The designed code transitions occur midway between successive integer LSB values (that is, 1/2 LSB, 3/2 LSB). The LSB is  $V_{DD}/1024$  or Int  $V_{REF}/1024$ , Int  $V_{REF} = 2.25$  V. The ideal transfer characteristic is shown in Figure 24.




Figure 24. Transfer Function

To work out the voltage on any analog input channel, the following method is used.

1 LSB = Reference (V)/1024

Convert the value read back from the AIN value register into decimal.

AIN Voltage = AIN Value (d) × LSB Size

where d is the decimal.

Example:

Internal reference used. Therefore,  $V_{REF} = 2.25$  V.

AIN Value = 512d


 $1 LSB Size = 2.25 V/1024 = 2.197 \times 10^{-3}$ 


AIN Voltage =  $512 \times 2.197 \times 10^{-3}$ 

= 1.125 V

#### Analog Input ESD Protection

Figure 26 shows the input structure that provides ESD protection on any of the analog input pins. The diode provides the main ESD protection for the analog inputs. Care must be taken that the analog input signal never drops below the GND rail by more than 200 mV. If this happens, the diode becomes forward biased and starts conducting current into the substrate. The 4 pF capacitor is the typical pin capacitance and the resistor is a lumped component made up of the on resistance of the multiplexer switch.





### **AIN Interrupts**

The measured results from the AIN inputs are compared with the AIN  $V_{HIGH}$  (greater than comparison) and  $V_{LOW}$  (less than or equal to comparison) limits. An interrupt occurs if the AIN inputs exceed or equal the limit registers. These voltage limits are stored in on-chip registers. Note that the limit registers are eight bits long while the AIN conversion result is 10 bits long. If the voltage limits are not masked out, any out-of-limit comparisons generate flags that are stored in the Interrupt Status 1 register (Address 00h) and one or more out-of-limit results will cause the INT/INT output to pull either high or low, depending on the output polarity setting. It is good design practice to mask out interrupts for channels that are of no concern to the application. Figure 27 shows the interrupt structure for the ADT7411. It shows a block diagram representation of how the various measurement channels affect the INT/INT pin.

## FUNCTIONAL DESCRIPTION—MEASUREMENT Temperature Sensor

The ADT7411 contains an ADC with special input signal conditioning to enable operation with external and on-chip diode temperature sensors. When the ADT7411 is operating in single-channel mode, the ADC continually processes the measurement taken on one channel only. This channel is preselected by Bit C0 to Bit C3 in the Control Configuration 2 register (Address 19h). When in round robin mode, the analog input multiplexer sequentially selects the V<sub>DD</sub> input channel, on-chip temperature sensor to measure its internal temperature, the external temperature sensor, or an AIN channel, and then the rest of the AIN channels. These signals are digitized by the ADC and the results stored in the various value registers.

The measured results from the temperature sensors are compared with the internal and external  $T_{HIGH}$  and  $T_{LOW}$  limits. These temperature limits are stored in on-chip registers. If the temperature limits are not masked out, any out-of-limit comparisons generate flags that are stored in Interrupt Status 1 register. One or more out-of-limit results causes the INT/INT output to pull either high or low, depending on the output polarity setting.


Theoretically, the temperature measuring circuit can measure temperatures from -128°C to +127°C with a resolution of 0.25°C. However, temperatures outside T<sub>A</sub> are outside the guaranteed operating temperature range of the device. Temperature measurement from -128°C to +127°C is possible using an external sensor.

Temperature measurement is initiated by three methods. The first method is applicable when the part is in single-channel measurement mode. The temperature is measured 16 times and internally averaged to reduce noise. In single-channel mode, the part is continuously monitoring the selected channel, that is, as soon as one measurement is taken, another one is started on the same channel. The total time to measure a temperature channel with the ADC operating at slow speed is typically 11.4 ms (712  $\mu$ s × 16) for the internal temperature sensor and 24.22 ms (1.51 ms × 16) for the external temperature sensor.

The new temperature value is stored in two 8-bit registers and ready for reading by the  $I^2C$  or SPI interface. The user has the option of disabling the averaging by setting Bit 5 in the Control Configuration 2 register (Address 19h). The ADT7411 defaults on power-up with the averaging enabled.

The second method is applicable when the part is in round robin measurement mode. The part measures both the internal and external temperature sensors as it cycles through all possible measurement channels. The two temperature channels are measured each time the part runs a round robin sequence. In round robin mode, the part is continuously measuring all channels.

Temperature measurement is also initiated after every read or write to the part when the part is in either single-channel measurement mode or round robin measurement mode. Once serial communication has started, any conversion in progress is stopped and the ADC is reset. Conversion starts again immediately after the serial communication has finished. The temperature measurement proceeds normally as previously described.



Rev. C | Page 16 of 36

## V<sub>DD</sub> Monitoring

The ADT7411 also has the capability of monitoring its own power supply. The part measures the voltage on its  $V_{DD}$  pin to a resolution of 10 bits. The resulting value is stored in two 8-bit registers, with the 2 LSBs stored in register Address 03h and the 8 MSBs stored in register Address 06h. This allows the user to have the option of just doing a 1-byte read if 10-bit resolution is not important. The measured result is compared with the  $V_{HIGH}$  and  $V_{LOW}$  limits. If the  $V_{DD}$  interrupt is not masked out then any out-of-limit comparison generates a flag in the Interrupt Status 2 register, and one or more out-of-limit results causes the INT/INT output to pull either high or low, depending on the output polarity setting.

Measuring the voltage on the  $V_{DD}$  pin is regarded as monitoring a channel along with the internal, external, and AIN channels. The user can select the  $V_{DD}$  channel for single-channel measurement by setting Bit C4 = 1 and by setting Bit C0 to Bit C2 to all 0s in the Control Configuration 2 register.

When measuring the  $V_{DD}$  value, the reference for the ADC is sourced from the internal reference. Table 5 shows the data format. As the maximum  $V_{DD}$  voltage measurable is 7 V, internal scaling is performed on the  $V_{DD}$  voltage to match the 2.25 V internal reference value. The following is an example of how the transfer function works.

ADC Reference = 2.25 V

1 LSB = *ADC Reference*/210 = 2.25/1024 = 2.197 mV

Scale Factor = Full Scale VCC/ADC Reference = 7/2.25 = 3.11

*Conversion Result = VDD/(Scale Factor × LSB Size)* 

 $= 5/(3.11 \times 2.197 \text{ mV})$ 

= 2DBh

## Table 5. $V_{DD}$ Data Format, $V_{REF} = 2.25$ V

	Digital Output				
V <sub>DD</sub> Value (V)	Binary	Hex			
2.5	01 0110 1110	16E			
2.7	01 1000 1011	18B			
3.0	01 1011 0111	1B7			
3.5	10 0000 0000	200			
4.0	10 0100 1001	249			
4.5	10 1001 0010	292			
5.0	10 1101 1011	2DB			
5.5	11 0010 0100	324			
6.0	11 0110 1101	36D			
6.5	11 1011 0110	3B6			
7.0	11 1111 1111	3FF			

## **On-Chip Reference**

The ADT7411 has an on-chip 1.125 V band gap reference that is gained up by a switched capacitor amplifier to give an output of 2.25 V. The amplifier is powered up for the duration of the device monitoring phase and is powered down once monitoring is disabled. This saves on current consumption. The internal reference is used as the reference for the ADC.

## **Round Robin Measurement**

Upon power-up, the ADT7411 goes into round robin mode but monitoring is disabled. Setting Bit C0 of the Configuration 1 register to 1 enables conversions. It sequences through all available channels, taking a measurement from each in the following order: V<sub>DD</sub>, internal temperature sensor, external temperature sensor/(AIN1 and AIN2), AIN3, AIN4, AIN5, AIN6, AIN7, and AIN8. Pin 7 and Pin 8 can be configured as either external temperature sensor pins or standalone analog input pins. Once conversion is completed on the AIN8 channel, the device loops around for another measurement cycle. This method of taking a measurement on all the channels in one cycle is called round robin. Setting Bit 4 of the Control Configuration 2 register (Address 19h) disables the round robin mode and in turn sets up the single-channel mode. The singlechannel mode is where only one channel, for example, the internal temperature sensor, is measured in each conversion cycle.

The time taken to monitor all channels will normally not be of interest, as the most recently measured value can be read at any time. For applications where the round robin time is important, typical times at 25°C are given in Table 1.

## Single-Channel Measurement

Setting Bit C4 of the Control Configuration 2 register enables the single-channel mode and allows the ADT7411 to focus on one channel only. A channel is selected by writing to Bit C0 to Bit C3 in the Control Configuration 2 register. For example, to select the  $V_{DD}$  channel for monitoring, write to the Control Configuration 2 register and set C4 to 1 (if not done so already), then write all 0s to Bit C0 to Bit C3. All subsequent conversions are done on the  $V_{DD}$  channel only. To change the channel selection to the internal temperature channel, write to the Control Configuration 2 register and set C0 = 1. When measuring in single-channel mode, conversions on the channel selected occur directly after each other. Any communication to the ADT7411 stops the conversions, but they are restarted once the read or write operation is completed.

## Temperature Measurement Method

### **Internal Temperature Measurement**

The ADT7411 contains an on-chip, band gap temperature sensor whose output is digitized by the on-chip ADC. The temperature data is stored in the internal temperature value register. As both positive and negative temperatures can be measured, the temperature data is stored in twos complement format, as shown in Table 6. The thermal characteristics of the measurement sensor could change and therefore an offset is added to the measured value to enable the transfer function to match the thermal characteristics. This offset is added before the temperature data is stored. The offset value used is stored in the internal temperature offset register.

#### **External Temperature Measurement**

The ADT7411 can measure the temperature of one external diode sensor or diode-connected transistor.

The forward voltage of a diode or diode-connected transistor, operated at a constant current, exhibits a negative temperature coefficient of about -2 mV/°C. Unfortunately, the absolute value of  $V_{BE}$  varies from device to device, and individual calibration is required to null this out, so the technique is unsuitable for mass production.

The technique used in the ADT7411 is to measure the change in  $V_{\text{BE}}$  when the device is operated at two different currents.

This is given by

 $\Delta V_{BE} = KT/q \times In \ (N)$ 

where:

K is Boltzmann's constant.

*q* is the charge on the carrier.

*T* is the absolute temperature in Kelvin.

N is the ratio of the two currents.

Figure 23 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor, provided for temperature monitoring on some microprocessors, but it could equally well be a discrete transistor.

If a discrete transistor is used, the collector is not grounded and should be linked to the base. If a PNP transistor is used, the base is connected to the D– input and the emitter to the D+ input. If an NPN transistor is used, the emitter is connected to the D– input and the base to the D+ input. A 2N3906 is recommended as the external transistor.

To prevent ground noise from interfering with the measurement, the more negative terminal of the sensor is not referenced to ground but is biased above ground by an internal diode at the D- input.

As the sensor is operating in a noisy environment, C1 is provided as a noise filter. See the Layout Considerations section for more information on C1.

To measure  $\Delta V_{BE}$ , the sensor is switched between operating currents of I, and N × I. The resulting waveform is passed through a low-pass filter to remove noise, then to a chopper-stabilized amplifier that performs the functions of amplification and rectification of the waveform to produce a dc voltage proportional to  $\Delta V_{BE}$ . This voltage is measured by the ADC to give a temperature output in 10-bit twos complement format. To further reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles.

## Layout Considerations

Digital boards can be electrically noisy environments, and care must be taken to protect the analog inputs from noise, particularly when measuring the very small voltages from a remote diode sensor. The following precautions should be taken:

- 1. Place the ADT7411 as close as possible to the remote sensing diode. Provided that the worst noise sources, such as clock generators, data/address buses, and CRTs, are avoided, this distance can be 4 inches to 8 inches.
- 2. Route the D+ and D- tracks close together, in parallel, with grounded guard tracks on each side. Provide a ground plane under the tracks if possible.
- 3. Use wide tracks to minimize inductance and reduce noise pickup. A 10 mil track minimum width and spacing is recommended (see Figure 28).




Figure 28. Arrangement of Signal Tracks

Try to minimize the number of copper/solder joints, which can cause thermocouple effects. Where copper/solder joints are used, make sure that they are in both the D+ and D- path and at the same temperature.

Thermocouple effects should not be a major problem as 1°C corresponds to about 240  $\mu$ V, and thermocouple voltages are about 3  $\mu$ V/°C of temperature difference. Unless there are two thermocouples with a big temperature differential between them, thermocouple voltages should be much less than 200 mV.

## **Data Sheet**

- 5. Place 0.1  $\mu F$  bypass and 2200 pF input filter capacitors close to the ADT7411.
- 6. If the distance to the remote sensor is more than 8 inches, the use of twisted-pair cable is recommended. This works up to about 6 feet to 12 feet.
- For long distances (up to 100 feet) use shielded twistedpair cable, such as Belden #8451 microphone cable. Connect the twisted pair to D+ and D- and the shield to GND close to the ADT7411. Leave the remote end of the shield unconnected to avoid ground loops.

Because the measurement technique uses switched current sources, excessive cable and/or filter capacitance can affect the measurement. When using long cables, the filter capacitor can be reduced or removed.

Cable resistance can also introduce errors. A series resistance of 1  $\Omega$  introduces about 0.5°C error.

### **Temperature Value Format**

One LSB of the ADC corresponds to  $0.25^{\circ}$ C. The ADC can theoretically measure a temperature span of  $255^{\circ}$ C. The internal temperature sensor is guaranteed to a low value limit of  $-40^{\circ}$ C. It is possible to measure the full temperature span using the external temperature sensor. The temperature data format is shown in Table 6.

The result of the internal or external temperature measurements is stored as twos complement format in the temperature value registers and is compared with limits programmed into the internal or external high and low registers.

Table 6. Temperature Data Format (Internal and External
Temperature)

Temperature (°C)	Digital Output	
-40	11 0110 0000	
-25	11 1001 1100	
-10	11 1101 1000	
-0.25	11 1111 1111	
0	00 0000 0000	
+0.25	00 0000 0001	
+10	00 0010 1000	
+25	00 0110 0100	
+50	00 1100 1000	
+75	01 0010 1100	
+100	01 1001 0000	
+105	01 1010 0100	
+125	01 1111 0100	

Temperature Conversion Formula:

*Positive Temperature = ADC Code/4* 

*Negative Temperature* =  $(ADC Code^{1} - 512)/4$ 

<sup>1</sup>DB9 is removed from the ADC Code.

#### Interrupts

The measured results from the internal temperature sensor, external temperature sensor,  $V_{DD}$  pin, and AIN inputs are compared with their  $T_{HIGH}/V_{HIGH}$  (greater than comparison) and  $T_{LOW}/V_{LOW}$  (less than or equal to comparison) limits. An interrupt occurs if the measurement exceeds or equals the limit registers. These limits are stored in on-chip registers. Note that the limit registers are eight bits long while the conversion results are 10 bits long. If the limits are not masked out, then any out-of-limit comparisons generate flags that are stored in the Interrupt Status 1 register (Address 00h) and the Interrupt Status 2 register (Address 01h). One or more out-of limit results causes the INT/ $\overline{INT}$  output to pull either high or low depending on the output polarity setting. It is good design practice to mask out interrupts for channels that are of no concern to the application.

Figure 27 shows the interrupt structure for the ADT7411. It gives a block diagram representation of how the various measurement channels affect the  $INT/\overline{INT}$  pin.

## ADT7411 REGISTERS

The ADT7411 contains registers that are used to store the results of external and internal temperature measurements,  $V_{DD}$  value measurements, analog input measurements, high and low temperature limits, supply voltage and analog input limits, configure multipurpose pins, and generally control the device. See Table 7 for a detailed description of these registers.

The register map is divided into registers of 8 bits. Each register has its own individual address but some consist of data that is linked with other registers. These registers hold the 10-bit conversion results of measurements taken on the temperature,  $V_{DD}$ , and AIN channels. For example, the MSBs of the  $V_{DD}$ measurement are stored in Register Address 06h while the two LSBs are stored in Register Address 03h. The link involved between these types of registers is that when the LSB register is read first, the MSB registers associated with that LSB register are locked out to prevent any updates. To unlock these MSB registers the user has only to read any one of them, which has the effect of unlocking all previously locked out MSB registers. Therefore, for the example given above, if Register 03h is read first, MSB Register 06h and Register 07h would be locked out to prevent any updates to them. If Register 06h is read this register, then Register 07h would be subsequently unlocked.





Figure 29. Phase 1 of 10-Bit Read



If an MSB register is read first, its corresponding LSB register is not locked out, thus leaving the user with the option of just reading back 8 bits (MSB) of a 10-bit conversion result. Reading an MSB register first does not lock out other MSB registers, and likewise reading an LSB register first does not lock out other LSB registers.

#### Table 7. ADT7411 Registers

\_

RD/WR AddressNameon Default00hInterrupt Status 100h01hInterrupt Status 200h02hReserved00h03hInternal Temperature and VDD LSBS00h04hExternal Temperature and AIN1 to AIN 4 LSBS00h05hAINS to AINS LSBS00h06hVDD MSBSxxh07hInternal Temperature MSBS00h08hExternal Temperature MSBS00h08hExternal Temperature MSBS/AIN1 MSBS00h08hExternal Temperature MSBS/AIN1 MSBS00h08hAIN2 MSBS00h08hAIN2 MSBS00h08hAIN2 MSBS00h08hAIN2 MSBS00h08hAIN4 MSBS00h09hAIN5 MSBS00h09hAIN7 MSBS00h09hAIN7 MSBS00h0FhAIN8 MSBS00h0FhAIN8 MSBS00h0FhAIN8 MSBS00h10h-17hReserved18hControl Configuration 100h19hControl Configuration 200h18h-1ChReserved19hInterrupt Mask 100h19hInterrupt Mask 200h19hInterrupt Mask 200h19hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22hReserved23hVDD VHIGH Limit<			Power-
00hInterrupt Status 100h01hInterrupt Status 200h02hReserved00h03hInternal Temperature and V_DD LSBs00h04hExternal Temperature and AIN1 to AIN 4 LSBs00h05hAIN5 to AIN8 LSBs00h06hV_DD MSBsxxh07hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h08hAIN4 MSBs00h0ChAIN5 MSBs00h0BhAIN4 MSBs00h0ChAIN5 MSBs00h0DhAIN6 MSBs00h0DhAIN6 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved00h13hControl Configuration 100h14hControl Configuration 200h15hInterrupt Mask 100h16hInterrupt Mask 200h17hInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hV_DD VHGH LimitC7h24hV_DD VLOW Limit62h25hInternal THGH Limit64h26hInternal THGH LimitC9h27hExternal THGH/AIN1 VH			
01hInterrupt Status 200h02hReserved00h03hInternal Temperature and Vod LSBs00h04hExternal Temperature and AIN1 to AIN 4 LSBs00h05hAIN5 to AIN8 LSBs00h06hVod MSBsxxh07hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h08hAIN4 MSBs00h08hAIN4 MSBs00h08hAIN4 MSBs00h08hAIN5 MSBs00h08hAIN6 MSBs00h08hAIN7 MSBs00h08hAIN7 MSBs00h08hAIN8 MSBs00h08hAIN7 MSBs00h08hAIN8 MSBs00h08hAIN7 MSBs00h08hAIN8 MSBs00h08hAIN8 MSBs00h08hControl Configuration 100h19hControl Configuration 200h18hControl Configuration 300h18hInternal Temperature Offset00h18hInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22hReserved23hVod Vod Limit62h25hInternal THGH Limit64h26hInternal THGH LIMIT64h26hInternal THGH/AIN1 VHGH Limits<			
DataDefinition of the served02hReserved03hInternal Temperature and VDD LSBS00h04hExternal Temperature and AIN1 to AIN 4 LSBs00h05hAIN5 to AIN8 LSBs00h06hVDD MSBsxxh07hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h0AhAIN3 MSBs00h0BhAIN4 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0DhAIN6 MSBs00h0DhAIN6 MSBs00h0DhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved18hControl Configuration 100h19hControl Configuration 300h18h-1ChReserved1DhInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22hReserved23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH LIMIT64h		-	
DataInternal Temperature and VDD LSBSOOhO3hInternal Temperature and AIN1 to AIN 4 LSBSOOhO5hAIN5 to AIN8 LSBsOOhO6hVDD MSBsxxhO7hInternal Temperature MSBsOOhO8hExternal Temperature MSBs/AIN1 MSBsOOhO9hAIN2 MSBsOOhO9hAIN2 MSBsOOhOAhAIN3 MSBsOOhOAhAIN3 MSBsOOhOChAIN4 MSBsOOhOChAIN5 MSBsOOhODhAIN6 MSBsOOhODhAIN6 MSBsOOhOChAIN7 MSBsOOhOFhAIN8 MSBsOOhOFhReservedCIbh-1ChReservedC22hReservedC </td <td>•</td> <td></td> <td>00h</td>	•		00h
04h External Temperature and AIN1 to AIN 4 LSBs 00h   05h AIN5 to AIN8 LSBs 00h   06h V_DD MSBs xxh   07h Internal Temperature MSBs 00h   08h External Temperature MSBs/AIN1 MSBs 00h   09h AIN2 MSBs 00h   0Ah AIN3 MSBs 00h   0Ah AIN3 MSBs 00h   0Ah AIN3 MSBs 00h   0Ah AIN3 MSBs 00h   0Ah AIN5 MSBs 00h   0Ch AIN5 MSBs 00h   0Ch AIN6 MSBs 00h   0Dh AIN6 MSBs 00h   0Dh AIN6 MSBs 00h   0Fh AIN8 MSBs 00h   0Fh AIN8 MSBs 00h   10h-17h Reserved 00h   18h Control Configuration 1 00h   19h Control Configuration 3 00h   1Bh-1Ch Reserved 00h   1Bh Internal Temperature Offset			
OShAINS to AIN8 LSBsO0h06hVob MSBsxxh07hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h09hAIN3 MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h08hAIN2 MSBs00h08hAIN3 MSBs00h08hAIN4 MSBs00h0ChAIN5 MSBs00h0DhAIN6 MSBs00h0DhAIN6 MSBs00h0EhAIN7 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved118hControl Configuration 100h19hControl Configuration 200h18h-1ChReserved00h1Bh-1ChReserved00h1FhInterrupt Mask 100h1FhInterrupt Mask 200h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hVob VHGH LimitC7h24hVob VHGH Limit62h25hInternal THIGH AIN1 VHGH LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 VLOW Limits00h29h-2AhReserved29h28hAIN2 V <sub>HIGH</sub> LimitFFh		-	
OchVod MSBsxxh06hVod MSBsxxh07hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h0AhAIN3 MSBs00h0BhAIN4 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0ChAIN6 MSBs00h0ChAIN7 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved00h18hControl Configuration 100h19hControl Configuration 200h18h-1ChReserved00h1Bh-1ChReserved00h1Bh-1ChReserved00h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hVod VHGH LimitC7h24hVod VLow Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal TLOW LimitC9h27hExternal TLOW AIN1 VLOW Limits00h28hAIN2 VHIGH LimitFFh28hAIN2 VHIGH LimitFFh	•	•	
107hInternal Temperature MSBs00h08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h09hAIN3 MSBs00h08hAIN4 MSBs00h08hAIN4 MSBs00h08hAIN4 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0ChAIN7 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved00h19hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1FhInterrupt Mask 100h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23h $V_{DD} V_{LOW}$ Limit62h25hInternal T <sub>HIGH</sub> Limit64h26hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hAIN2 V <sub>HIGH</sub> LimitFFh			
National Temperature MSBs/AIN1 MSBsOth08hExternal Temperature MSBs/AIN1 MSBs00h09hAIN2 MSBs00h0AhAIN3 MSBs00h0BhAIN4 MSBs00h0ChAIN5 MSBs00h0ChAIN5 MSBs00h0ChAIN6 MSBs00h0ChAIN7 MSBs00h0ChAIN7 MSBs00h0FhAIN8 MSBs00h0FhAIN8 MSBs00h10h-17hReserved00h19hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1FhInterrupt Mask 100h1FhInterrupt Mask 200h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal T <sub>HIGH</sub> /AIN1 VHIGH LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 VLOW Limits00h29h-2AhReserved228hAIN2 V <sub>HIGH</sub> LimitFFh	06h	V <sub>DD</sub> MSBs	
O9hAIN2 MSBsO0hO9hAIN2 MSBsO0hO8hAIN3 MSBsO0hO8hAIN4 MSBsO0hOChAIN5 MSBsO0hOChAIN5 MSBsO0hODhAIN6 MSBsO0hOEhAIN7 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0h10h-17hReserved00h19hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1EhInterrupt Mask 100h1FhInterrupt Mask 200h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH LIMITC9h27hExternal THIGH/AIN1 VHIGH LIMITSFFh28hExternal TLOW/AIN1 VLOW LIMITS00h29h-2AhReserved228hAIN2 VHIGH LimitFFh	07h	Internal Temperature MSBs	00h
OAhAIN3 MSBsO0hOBhAIN4 MSBsO0hOChAIN5 MSBsO0hOChAIN5 MSBsO0hODhAIN6 MSBsO0hOEhAIN7 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0hIbh-17hReserved18hControl Configuration 1O0h19hControl Configuration 2O0h1AhControl Configuration 3O0h1Bh-1ChReserved1DhInterrupt Mask 1O0h1FhInterrupt Mask 2O0h20hExternal Temperature OffsetO0h21hReserved22hReserved23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH LimitC9h27hExternal THIGH AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW LimitsO0h29h-2AhReserved28hAIN2 VHIGH LimitFFh	08h	External Temperature MSBs/AIN1 MSBs	00h
DBhAIN4 MSBO0hOBhAIN4 MSBsO0hOChAIN5 MSBsO0hODhAIN6 MSBsO0hOEhAIN7 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0hIbhControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1BhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved-23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal T <sub>HIGH</sub> LimitC9h27hExternal T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved-28hAIN2 V <sub>HIGH</sub> LimitFFh	09h	AIN2 MSBs	00h
OChAIN5 MSBsO0hODhAIN6 MSBsO0hOEhAIN7 MSBsO0hOFhAIN8 MSBsO0hOFhAIN8 MSBsO0h10h-17hReserved18hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved1DhInterrupt Mask 100h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22hReserved23hV_DD VHIGH Limit62h25hInternal T <sub>HIGH</sub> Limit64h26hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>LOW</sub> /AIN1 V <sub>LIGH</sub> LimitsFFh28hAIN2 V <sub>HIGH</sub> Limit00h	0Ah	AIN3 MSBs	00h
ODhAlN6 MSBsO0hOEhAlN7 MSBsO0hOFhAlN8 MSBsO0hOFhAlN8 MSBsO0h10h-17hReserved18hControl Configuration 1O0h19hControl Configuration 2O0h1AhControl Configuration 3O0h1Bh-1ChReserved1DhInterrupt Mask 1O0h1EhInterrupt Mask 2O0h20hExternal Temperature OffsetO0h20hExternal Temperature OffsetO0h21hReserved22hReserved23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal T <sub>HIGH</sub> /AIN1 VHIGH LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 VLOW LimitsO0h29h-2AhReserved28hAIN2 V <sub>HIGH</sub> LimitFFh	0Bh	AIN4 MSBs	00h
OEhAIN7 MSBsO0hOEhAIN7 MSBs00hOFhAIN8 MSBs00h10h-17hReserved118hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved11DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h21hReserved22h23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal T <sub>HIGH</sub> LimitC9h27hExternal T <sub>HIGH</sub> /AIN1 VHIGH LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved228hAIN2 V <sub>HIGH</sub> LimitFFh	0Ch	AIN5 MSBs	00h
OFhAIN8 MSBsO0h0FhAIN8 MSBs00h10h-17hReserved00h18hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1BhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22h23hV_DD VHIGH Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal TLOW LimitC9h27hExternal TLOW AIN1 VHIGH LimitsFFh28hAIN2 VHIGH LimitFFh	0Dh	AIN6 MSBs	00h
10h-17hReserved00h10h-17hReserved00h18hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved11DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22h23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal T <sub>HIGH</sub> Limit64h26hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>LOW</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved228hAIN2 V <sub>HIGH</sub> LimitFFh	0Eh	AIN7 MSBs	00h
18hControl Configuration 100h19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved1DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h21hReserved22hReserved23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> LimitsFFh28hAIN2 V <sub>HIGH</sub> LimitFFh	0Fh	AIN8 MSBs	00h
19hControl Configuration 200h1AhControl Configuration 300h1Bh-1ChReserved00h1DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved-22hReserved-23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal T <sub>HIGH</sub> /AIN1 VHIGH LimitsFFh26hInternal T <sub>HIGH</sub> /AIN1 VHIGH LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 VLOW Limits00h29h-2AhReserved-28hAIN2 V <sub>HIGH</sub> LimitFFh	10h-17h	Reserved	
1AhControl Configuration 300h1Bh-1ChReserved00h1Bh-1ChReserved00h1DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved22h22hReserved22h23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved28h	18h	Control Configuration 1	00h
1Bh-1ChReserved00h1DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved-22hReserved-23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal TLOW LimitC9h27hExternal TLOW/AIN1 VHIGH LimitsFFh28hReserved-2BhAIN2 VHIGH LimitFFh	19h	Control Configuration 2	00h
1DhInterrupt Mask 100h1EhInterrupt Mask 200h1FhInterrupt Mask 200h20hExternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved-22hReserved-23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLIOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved-2BhAIN2 VHIGH LimitFFh	1Ah	Control Configuration 3	00h
1EhInterrupt Mask 200h1EhInterrupt Mask 200h1FhInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved-22hReserved-23hV_DD V_HIGH LimitC7h24hV_DD V_LOW Limit62h25hInternal T <sub>HIGH</sub> Limit64h26hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved-2BhAIN2 V <sub>HIGH</sub> LimitFFh	1Bh-1Ch	Reserved	
1FhInternal Temperature Offset00h20hExternal Temperature Offset00h21hReserved022hReserved723hVDD VHGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved728hAIN2 VHIGH LimitFFh	1Dh	Interrupt Mask 1	00h
20hExternal Temperature Offset00h21hReserved-22hReserved-23hV_DD V_HIGH LimitC7h24hV_DD V_LOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved-2BhAIN2 VHIGH LimitFFh	1Eh	Interrupt Mask 2	00h
21h Reserved Image: mail of the served   22h Reserved C7h   23h V_DD VHIGH Limit C7h   24h V_DD VLOW Limit 62h   25h Internal THIGH Limit 64h   26h Internal TLOW Limit C9h   27h External TLIGH/AIN1 VHIGH Limits FFh   28h External TLOW/AIN1 VLIOW Limits 00h   29h-2Ah Reserved Image: main team team team team team team team team	1Fh	Internal Temperature Offset	00h
22hReserved23hV_DD VHIGH LimitC7h24hV_DD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved28hAIN2 VHIGH LimitFFh	20h	External Temperature Offset	00h
23hVDD VHIGH LimitC7h24hVDD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved28hAIN2 VHIGH LimitFFh	21h	Reserved	
24hVDD VLOW Limit62h25hInternal THIGH Limit64h26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved28hAIN2 VHIGH LimitFFh	22h	Reserved	
25hInternal T <sub>HIGH</sub> Limit64h26hInternal T <sub>LOW</sub> LimitC9h27hExternal T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved28h2BhAIN2 V <sub>HIGH</sub> LimitFFh	23h	Vdd Vhigh Limit	C7h
26hInternal TLOW LimitC9h27hExternal THIGH/AIN1 VHIGH LimitsFFh28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved	24h	V <sub>DD</sub> V <sub>LOW</sub> Limit	62h
27hExternal T <sub>HIGH</sub> /AIN1 V <sub>HIGH</sub> LimitsFFh28hExternal T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits00h29h-2AhReserved	25h	Internal T <sub>HIGH</sub> Limit	64h
28hExternal TLOW/AIN1 VLOW Limits00h29h-2AhReserved28h2BhAIN2 VHIGH LimitFFh	26h	Internal T <sub>LOW</sub> Limit	C9h
29h-2AhReserved2BhAIN2 V <sub>HIGH</sub> LimitFFh	27h	External Thigh/AIN1 Vhigh Limits	FFh
2Bh AIN2 V <sub>HIGH</sub> Limit FFh	28h	External T <sub>LOW</sub> /AIN1 V <sub>LOW</sub> Limits	00h
	29h-2Ah	Reserved	
2Ch AIN2 VLOW Limit 00h	2Bh	AIN2 V <sub>HIGH</sub> Limit	FFh
	2Ch	AIN2 VLOW Limit	00h
2Dh AIN3 V <sub>HIGH</sub> Limit FFh	2Dh	AIN3 V <sub>HIGH</sub> Limit	FFh

		Power-
RD/WR		on
Address	Name	Default
2Eh	AIN3 VLOW Limit	00h
2Fh	AIN4 VHIGH Limit	FFh
30h	AIN4 VLOW Limit	00h
31h	AIN5 VHIGH Limit	FFh
32h	AIN5 VLOW Limit	00h
33h	AIN6 VHIGH Limit	FFh
34h	AIN6 VLOW Limit	00h
35h	AIN7 VHIGH Limit	FFh
36h	AIN7 VLOW Limit	00h
37h	AIN8 VHIGH Limit	FFh
38h	AIN8 VLOW Limit	00h
39h-4Ch	Reserved	
4Dh	Device ID	02h
4Eh	Manufacturer's ID	41h
4Fh	Silicon Revision	xxh
50h-7Eh	Reserved	00h
7F	SPI Lock Status	00h
80hn-FFh	Reserved	00h

#### Interrupt Status 1 Register (Read-Only) [Address = 00h]

This 8-bit read-only register reflects the status of some of the interrupts that can cause the INT/INT pin to go active. This register is reset by a read operation provided that any out-of-limit event is corrected. It is also reset by a software reset.

### Table 8. Interrupt Status 1 Register

D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>

Tab	le 9.
Bit	Function
D0	1 when internal temperature value exceeds T <sub>HIGH</sub> limit. Any internal temperature reading greater than the set limit causes an out-of-limit event.
D1	1 when internal temperature value exceeds T <sub>LOW</sub> limit. Any internal temperature reading less than or equal to the set limit causes an out-of-limit event.
D2	This status bit is linked to the configuration of Pin 7 and Pin 8. If configured for external temperature sensor, this bit is 1 when external temperature value exceeds $T_{HIGH}$ limit. The default value for this limit register is $-1^{\circ}$ C, so any external temperature reading greater than the limit set causes an out-of-limit event. If configured for AIN1 and AIN2, this bit is 1 when the AIN1 input voltage exceeds $V_{HIGH}$ or $V_{LOW}$ limits.
D3	1 when external temperature value exceeds $T_{LOW}$ limit. The default value for this limit register is 0°C, so any external temperature reading less than or equal to the limit set causes an out-of-limit event.
D4	1 indicates a fault (open or short) for the external temp sensor.
D5	1 when AIN2 voltage is greater than corresponding $V_{\text{HIGH}}$ limit. 1 when AIN2 voltage is less than or equal to corresponding $V_{\text{LOW}}$ limit.
D6	1 when AIN3 voltage is greater than corresponding $V_{\text{HIGH}}$ limit. 1 when AIN3 voltage is less than or equal to corresponding $V_{\text{LOW}}$ limit.
D7	1 when AIN4 voltage is greater than corresponding $V_{\text{HIGH}}$ limit. 1 when AIN4 voltage is less than or equal to corresponding $V_{\text{LOW}}$ limit.
Inte	rrupt Status 2 Register (Read-Only) [Address = 01h]

### Interrupt Status 2 Register (Read-Only) [Address = 01h]

This 8-bit read-only register reflects the status of the  $V_{\text{DD}}$  and AIN5 to AIN8 interrupts that can cause the INT/INT pin to go active. This register is reset by a read operation provided that any out-of-limit event is corrected. It is also reset by a software reset.

#### Table 10. Interrupt Status 2 Register

D7	D6	D5	D4	D3	D2	D1	D0
N/A	N/A	N/A	0 <sup>1</sup>				

<sup>1</sup>Default settings at power-up.

#### Table 11.

Bit	Function
D0	1 when AIN5 voltage is greater than the corresponding V <sub>HIGH</sub> limit. 1 when AIN5 voltage is less than or equal to the corresponding V <sub>LOW</sub> limit.
D1	1 when AIN6 voltage is greater than the corresponding $V_{\text{HIGH}}$ limit. 1 when AIN6 voltage is less than or equal to the corresponding $V_{\text{LOW}}$ limit.
D2	1 when AIN7 voltage is greater than the corresponding V <sub>HIGH</sub> limit. 1 when AIN7 voltage is less than or equal to the corresponding V <sub>LOW</sub> limit.
D3	1 when AIN8 voltage is greater than the corresponding $V_{\text{HIGH}}$ limit. 1 when AIN8 voltage is less than or equal to the corresponding $V_{\text{LOW}}$ limit.
D4	1 when $V_{DD}$ value is greater than the corresponding $V_{HIGH}$ limit. 1 when $V_{DD}$ is less than or equal to the corresponding $V_{LOW}$ limit.
D5:D7	Reserved

### Internal Temperature Value/V<sub>DD</sub> Value Register LSBs (Read-Only) [Address = 03h]

This internal temperature value and  $V_{DD}$  value register is an 8-bit read-only register. It stores the two LSBs of the 10-bit temperature reading from the internal temperature sensor and also the two LSBs of the 10-bit supply voltage reading.

#### Table 12. Internal Temperature/V<sub>DD</sub> LSBs

D7	D6	D5	D4	D3	D2	D1	D0
N/A	N/A	N/A	N/A	V1	LSB	T1	LSB
N/A	N/A	N/A	N/A	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

Table I	Table 13.				
Bit	Function				
D0	LSB of Internal Temperature Value				
D1	B1 of Internal Temperature Value				
D2	LSB of VDD Value				
D3	B1 of V <sub>DD</sub> Value				

#### External Temperature Value and AIN1 to AIN4 Register LSBs (Read-Only) [Address = 04h]

This is an 8-bit read-only register. Bit D2 to Bit D7 store the two LSBs of the analog inputs AIN2 to AIN4. Bit D0 and Bit D1 are used to store the two LSBs of either the external temperature value or AIN1 input value. The type of input for D0 and D1 is selected by Bit 1 and Bit 2 of the Control Configuration 1 register.

#### Table 14. External Temperature and AIN1to AIN4 LSBs

D7	D6	D5	D4	D3	D2	D1	D0
A4	A4 <sub>LSB</sub>	A3	A3 <sub>LSB</sub>	A2	A2 <sub>LSB</sub>	T/A	T/A <sub>LSB</sub>
0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>

Tabl	e 15.
Bit	Function
D0	LSB of External Temperature Value or AIN1 Value
D1	Bit 1 of External Temperature Value or AIN1 Value
D2	LSB of AIN2 Value
D3	Bit 1 of AIN2 Value
D4	LSB of AIN3 Value
D5	Bit 1 of AIN3 Value
D6	LSB of AIN4 Value
D7	Bit 1 of AIN4 Value

#### AIN5 to AIN8 Registers LSBs (Read-Only) [Address = 05h]

This is an 8-bit read-only register. Bit D0 to Bit D7 store the two LSBs of the analog inputs AIN5 to AIN8. The MSBs are stored in Register 0Ch to Register 0Fh.

#### Table 16. AIN5 to AIN8 LSBs

D7	D6	D5	D4	D3	D2	D1	D0
A8	A8 <sub>LSB</sub>	A7	A7 <sub>LSB</sub>	A6	A6 <sub>LSB</sub>	A5	A5 <sub>LSB</sub>
0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### Table 17.

Bit	Function
D0	LSB of AIN5 Value
D1	Bit 1 of AIN5 Value
D2	LSB of AIN6 Value
D3	Bit 1 of AIN6 Value
D4	LSB of AIN7 Value
D5	Bit 1 of AIN7 Value
D6	LSB of AIN8 Value
D7	Bit 1 of AIN8 Value

#### V<sub>DD</sub> Value Register MSBs (Read-Only) [Address = 06h]

This 8-bit read-only register stores the supply voltage value. The eight MSBs of the 10-bit value are stored in this register.

#### Table 18. VDD Value MSBs

D7	D6	D5	D4	D3	D2	D1	D0
V9	V8	V7	V6	V5	V4	V3	V2
<b>X</b> <sup>1</sup>							

 $^{\scriptscriptstyle 1}$  Loaded with  $V_{\text{DD}}$  value after power-up.

#### Internal Temperature Value Register MSBs (Read-Only) [Address = 07h]

This 8-bit read-only register stores the internal temperature value from the internal temperature sensor in twos complement format. This register stores the eight MSBs of the 10-bit value.

**Table 19. Internal Temperature Value MSBs** 

D7	D6	D5	D4	D3	D2	D1	D0
T9	T8	T7	T6	T5	T4	T3	T2
0 <sup>1</sup>							

<sup>1</sup>Default settings at power-up.

# External Temperature Value or AIN1 Register MSBs (Read-Only) [Address = 08h]

This 8-bit read-only register stores, if selected, the external temperature value or the analog input AIN1 value. Selection is done in Control Configuration 1 register. The external temperature value is stored in twos complement format. The eight MSBs of the 10-bit value are stored in this register.

Table 20. External Temperature Value/Analog Inpu	uts MSBs
--	----------

D7	D6	D5	D4	D3	D2	D1	D0
T/A9	T/A8	T/A7	T/A6	T/A5	T/A4	T/A3	T/A2
<b>0</b> <sup>1</sup>	0 <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

#### AIN2 Register MSBs (Read) [Address = 09h]

This 8-bit read register contains the eight MSBs of the AIN2 analog input voltage word. The value in this register is combined with Bit D2 and Bit D3 of the external temperature value and AIN1 to AIN4 register LSBs, Address 04h, to give the full 10-bit conversion result of the analog value on the AIN2 pin.

Table 21.	AIN2 MSBs
-----------	-----------

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### AIN3 Register MSBs (Read) [Address = 0Ah]

This 8-bit read register contains the eight MSBs of the AIN3 analog input voltage word. The value in this register is combined with Bit D4 and Bit D5 of the external temperature value and AIN1 to AIN4 register LSBs, Address 04h, to give the full 10-bit conversion result of the analog value on the AIN3 pin.

#### Table 22. AIN3 MSBs

		1					
D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### AIN4 Register MSBs (Read) [Address = 0Bh]

This 8-bit read register contains the eight MSBs of the AIN4 analog input voltage word. The value in this register is combined with Bit D6 and Bit D7 of the external temperature value and AIN1 to AIN4 register LSBs, Address 04h, to give the full 10-bit conversion result of the analog value on the AIN4 pin.

#### Table 23. AIN4 MSBs

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>				

<sup>1</sup>Default settings at power-up.

#### AIN5 Register MSBs (Read) [Address = 0Ch]

This 8-bit read register contains the eight MSBs of the AIN5 analog input voltage word. The value in this register is combined with Bit D0 and Bit D1 of the AIN5 to AIN8 register LSBs, Address 05h, to give the full 10-bit conversion result of the analog value on the AIN5 pin.

#### Table 24. AIN5 MSBs

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

#### AIN6 Register MSBs (Read) [Address = 0Dh]

This 8-bit read register contains the eight MSBs of the AIN6 analog input voltage word. The value in this register is combined with Bit D2 and Bit D3 of the AIN5 to AIN8 register LSBs, Address 05h, to give the full 10-bit conversion result of the analog value on the AIN6 pin.

#### Table 25. AIN6 MSBs

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
0 <sup>1</sup>	<b>0</b> <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

#### AIN7 Register MSBs (Read) [Address = 0Eh]

This 8-bit read register contains the eight MSBs of the AIN7 analog input voltage word. The value in this register is combined with Bit D4 and Bit D5 of the AIN5 to AIN8 register LSBs, Address 05h, to give the full 10-bit conversion result of the analog value on the AIN7 pin.

#### Table 26. AIN7 MSBs

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### AIN8 Register MSBs (Read) [Address = 0Fh]

This 8-bit read register contains the eight MSBs of the AIN8 analog input voltage word. The value in this register is combined with Bit D6 and Bit D7 of the AIN5 to AIN8 register LSBs, Address 05h, to give the full 10-bit conversion result of the analog value on the AIN8 pin.

#### Table 27. AIN8 MSBs

D7	D6	D5	D4	D3	D2	D1	D0
MSB	A8	A7	A6	A5	A4	A3	A2
0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>					

<sup>1</sup>Default settings at power-up.

#### Control Configuration 1 Register (Read/Write) [Address = 18h]

This configuration register is an 8-bit read/write register that is used to set up some of the operating modes of the ADT7411.

#### Table 28. Control Configuration 1

D7	D6	D5	D4	D3	D2	D1	D0
PD	C6	C5	C4	C3	C2	C1	C0
<b>0</b> <sup>1</sup>	0 <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

Table 2	29.
Bit	Function
C0	This bit enables/disables conversions in round robin and single-channel mode. ADT7411 powers up in round robin mode, but monitoring is not initiated until this bit is set. Default = 0.
	0 = Stop monitoring.
	1 = Start monitoring.
C2:C1	Selects between the two different analog inputs on Pin 7 and Pin 8. The ADT7411 powers up with AIN1 and AIN2 selected.
	00: AIN1 and AIN2 selected.
	01: Undefined.
	10: External TDM selected.
	11: Undefined.
C3	Reserved. Write 1 only to this bit.
C4	Reserved. Write 0 only.
C5	0: Enable INT/INT output.
	1: Disable INT/INT output.
C6	Configures INT/INT output polarity.
	0: Active low.
	1: Active high.
PD	Power-Down Bit. Setting this bit to 1 puts the ADT7411 into standby mode. In this mode, the analog circuitry is fully powered down, but the serial interface is still operational. To power up the part again, write 0 to this bit.

#### Control Configuration 2 Register (Read/Write) [Address = 19h]

This configuration register is an 8-bit read/write register that is used to set up some of the operating modes of the ADT7411.

#### Table 30. Control Configuration 2

D7	D6	D5	D4	D3	D2	D1	D0
C7	C6	C5	C4	C3	C2	C1	C0
0 <sup>1</sup>	<b>0</b> <sup>1</sup>						

Table 3	Table 31.						
Bit	Function						
C3:C0	In single-channel mode, these bits select between V <sub>DD</sub> , the internal temperature sensor, external temperature sensor/AIN1, AIN2 to AIN8 for conversion. The default is V <sub>DD</sub> .						
	$0000 = V_{DD}.$						
	0001 = Internal Temperature Sensor.						
	0010 = External Temperature Sensor/AIN1. (Bit C1 and Bit C2 of Control Configuration 1 affect this selection.)						
	0011 = AIN2.						
	0100 = AIN3. 0101 = AIN4.						
	0101 = AIN4. 0110 = AIN5.						
	0110 = AINS. 0111 = AIN6.						
	1000 = AIN7.						
	1000 = AIN7. 1001 = AIN8.						
	1010  to  1111 = Reserved.						
C4	Selects between single-channel and round robin conversion cycle. Default is round robin.						
	0 = Round robin.						
	1 = Single-channel.						
C5	Default condition is to average every measurement on all channels 16 times. This bit disables this averaging. Channels affected are temperature, analog inputs, and V <sub>DD</sub> .						
	0 = Enable averaging.						
	1 = Disable averaging.						
C6	SMBus timeout on the serial clock puts a 25 ms limit on the pulse width of the clock, ensuring that a fault on the master SCL does not lock up the SDA line.						
	0 = Disable SMBus timeout.						
	1 = Enable SMBus timeout.						
C7	Software Reset. Setting this bit to a 1 causes a software reset. All registers reset to their default settings.						

## Control Configuration 3 Register (Read/Write) [Address = 1Ah]

This configuration register is an 8-bit read/write register that is used to set up some of the operating modes of the ADT7411.

## Table 32. Control Configuration 3

D7	D6	D5	D4	D3	D2	D1	D0
C7	C6	C5	C4	C3	C2	C1	C0
<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>					

<sup>1</sup>Default settings at power-up.

Т	able	33.

Bit	Function
C0	Selects between fast and normal ADC conversion speeds.
	0 = ADC clock at 1.4 kHz.
	1 = ADC clock at 22.5 kHz. D+ and D– analog filters are disabled.
C1:C2	Reserved. Only write 0s.
C3	Reserved. Write only 1 to this bit.
C4	Selects the ADC reference to be either Internal $V_{\text{REF}}$ or $V_{\text{DD}}$ for analog inputs.
	$0 = Int V_{REF}$
	$1 = V_{DD}$
C5:C7	Reserved. Only write 0s.

## Interrupt Mask 1 Register (Read/Write) [Address = 1Dh]

This mask register is an 8-bit read/write register that can be used to mask out any interrupts that can cause the INT/INT pin to go active.

#### Table 34. Interrupt Mask 1

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>							

Tabl	Table 35.					
Bit	Function					
D0	$0 = Enable internal T_{HIGH}$ interrupt					
	1 = Disable internal T <sub>HIGH</sub> interrupt					
D1	$0 = Enable internal T_{LOW}$ interrupt					
	$1 = Disable internal T_{LOW} interrupt$					
D2	0 = Enable external T <sub>HIGH</sub> interrupt or AIN1 interrupt					
	$1 = Disable external T_{HIGH}$ interrupt or AIN1 interrupt					
D3	$0 = Enable external T_{LOW}$ interrupt					
	$1 = Disable external T_{LOW}$ interrupt					
D4	0 = Enable external temperature fault interrupt					
	1 = Disable external temperature fault interrupt					
D5	0 = Enable AIN2 interrupt					
	1 = Disable AIN2 interrupt					
D6	0 = Enable AIN3 interrupt					
	1 = Disable AIN3 interrupt					
D7	0 = Enable AIN4 interrupt					
	1 = Disable AIN4 interrupt					

### Interrupt Mask 2 Register (Read/Write) [Address = 1Eh]

This mask register is an 8-bit read/write register that can be used to mask out any interrupts that can cause the INT/INT pin to go active.

#### Table 36. Interrupt Mask 2

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>0</b> <sup>1</sup>	0 <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

#### Table 37.

Bit	Function
D0	0 = Enable AIN5 interrupt
	1 = Disable AIN5 interrupt
D1	0 = Enable AIN6 interrupt
	1 = Disable AIN6 interrupt
D2	0 = Enable AIN7 interrupt
	1 = Disable AIN7 interrupt
D3	0 = Enable AIN8 interrupt
	1 = Disable AIN8 interrupt
D4	0 = Enable V <sub>DD</sub> interrupts
	1 = Disable V <sub>DD</sub> interrupts
D5:D7	Reserved. Only write 0s

#### Internal Temperature Offset Register (Read/Write) [Address = 1Fh]

This register contains the offset value for the internal temperature channel. A twos complement number can be written to this register, which is then added to the measured result before it is stored or compared to limits. In this way, a sort of one-point calibration can be done whereby the whole transfer function of the channel can be moved up or down. From a software point of view, this may be a very simple method to vary the characteristics of the measurement channel if the thermal characteristics change. Because it is an 8-bit register, the temperature resolution is 1°C.

Table 38. Internal Temperature Offset

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>					

<sup>1</sup>Default settings at power-up.

## External Temperature Offset Register (Read/Write) [Address = 20h]

This register contains the offset value for the external temperature channel. A twos complement number can be written to this register, which is then added to the measured result before it is stored or compared to limits. In this way, a sort of one-point calibration can be done whereby the whole transfer function of the channel can be moved up or down. From a software point of view, this may be a very simple method to vary the characteristics of the measurement channel if the thermal characteristics change. Because it is an 8-bit register, the temperature resolution is 1°C.

#### Table 39. External Temperature Offset

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### V<sub>DD</sub> V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 23h]

This limit register is an 8-bit read/write register that stores the  $V_{DD}$  <u>upper</u> limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured  $V_{DD}$  value has to be greater than the value in this register. The default value is 5.46 V.

#### Table 40. VDD VHIGH Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>	1 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### V<sub>DD</sub> V<sub>LOW</sub> Limit Register (Read/Write) [Address = 24h]

This limit register is an 8-bit read/write register that stores the  $V_{DD}$  lower limit that causes an interrupt and activates the INT/ INT output (if enabled). For this to happen, the measured  $V_{DD}$  value has to be less than or equal to the value in this register. The default value is 2.7 V.

#### Table 41. VDD VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	1 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### Internal T<sub>HIGH</sub> Limit Register (Read/Write) [Address = 25h]

This limit register is an 8-bit read/write register that stores the twos complement of the internal temperature upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured internal temperature value has to be greater than the value in this register. Because it is an 8-bit register, the temperature resolution is 1°C. The default value is 100°C.

*Positive Temperature = Limit Register Code* (d)

Negative Temperature = Limit Register Code (d) - 256

#### Table 42. Internal THIGH Limit

D7	D6	D5	D4	D3	D2	D1	D0	
D7	D6	D5	D4	D3	D2	D1	D0	
<b>0</b> <sup>1</sup>	<b>1</b> <sup>1</sup>	1 <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>1</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	

## Internal TLOW Limit Register (Read/Write) [Address = 26h]

This limit register is an 8-bit read/write register that stores the twos complement of the internal temperature lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured internal temperature value has to be more negative than or equal to the value in this register. Because it is an 8-bit register, the temperature resolution is 1°C. The default value is  $-55^{\circ}$ C.

Positive Temperature = Limit Register Code (d)

*Negative Temperature = Limit Register Code* (d) – 256

#### Table 43. Internal TLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>1</b> <sup>1</sup>	1 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	1 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	1 <sup>1</sup>

<sup>1</sup>Default settings at power-up.

## External T<sub>HIGH</sub>/AIN1 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 27h]

If Pin 7 and Pin 8 are configured for the external temperature sensor, this limit register is an 8-bit read/write register that stores the twos complement of the external temperature upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured external temperature value has to be greater than the value in this register. Because it is an 8-bit register, the temperature resolution is 1°C. The default value is  $-1^{\circ}$ C.

*Positive Temperature = Limit Register Code* (d)

*Negative Temperature = Limit Register Code* (d) – 256

If Pin 7 and Pin 8 are configured for AIN1 and AIN2 singleended inputs, this limit register is an 8-bit read/write register that stores the AIN1 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN1 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. Because the power-up default settings for Pin 7 and Pin 8 are AIN1 and AIN2 single-ended inputs, the default value for this limit register is full-scale voltage.

Table 44. AIN	1 V <sub>HIGH</sub> Limit
---------------	---------------------------

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>							

<sup>1</sup>Default settings at power-up.

## External T<sub>LOW</sub>/AIN1 V<sub>LOW</sub> Limit Register (Read/Write) [Address = 28h]

If Pin 7 and Pin 8 are configured for the external temperature sensor, this limit register is an 8-bit read/write register that stores the twos complement of the external temperature lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured external temperature value has to be more negative than or equal to the value in this register. Because it is an 8-bit register, the temperature resolution is 1°C. The default value is 0°C.

Positive Temperature = Limit Register Code (d)

 $Negative \ Temperature = Limit \ Register \ Code \ (d) - 256$ 

If Pin 7 and Pin 8 are configured for AIN1 and AIN2 singleended inputs, this limit register is an 8-bit read/write register that stores the AIN1 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN1 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. Because the power-up default settings for Pin 7 and Pin 8 are AIN1 and AIN2 single-ended inputs, the default value for this limit register is 0 V.

#### Table 45. AIN1 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	<b>0</b> <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

### AIN2 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 2Bh]

This limit register is an 8-bit read/write register that stores the AIN2 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN2 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

Table 46.	AIN2	V <sub>HIGH</sub>	Limit
-----------	------	-------------------	-------

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>							

This limit register is an 8-bit read/write register that stores the AIN2 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN2 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

Table	47.	AIN2	VIOW	Limit
1 4010		11111	• LO !!	

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>							

<sup>1</sup>Default settings at power-up.

## AIN3 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 2Dh]

This limit register is an 8-bit read/write register that stores the AIN3 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN3 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

#### Table 48. AIN3 V<sub>HIGH</sub> Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>							

<sup>1</sup>Default settings at power-up.

### AIN3 V<sub>LOW</sub> Limit Register (Read/Write) [Address = 2Eh]

This limit register is an 8-bit read/write register that stores the AIN3 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN3 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

#### Table 49. AIN3 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	<b>0</b> <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

### AIN4 V<sub>HIGH</sub>Limit Register (Read/Write) [Address = 2Fh]

This limit register is an 8-bit read/write register that stores the AIN4 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN4 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

#### Table 50. AIN4 VHIGH Limit

D7	D6	D5	D4	D3	D2	D1	D0		
D7	D6	D5	D4	D3	D2	D1	D0		
1 <sup>1</sup>									

<sup>1</sup>Default settings at power-up.

## AIN4 V<sub>LOW</sub> Limit Register (Read/Write) [Address = 30h]

This limit register is an 8-bit read/write register that stores the AIN4 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN4 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

## Table 51. AIN4 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	<b>0</b> <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

## AIN5 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 31h]

This limit register is an 8-bit read/write register that stores the AIN5 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN5 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

#### Table 52. AIN5 V<sub>HIGH</sub> Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>1</b> <sup>1</sup>	1 <sup>1</sup>						

<sup>1</sup>Default settings at power-up.

### AIN5 VLOW Limit Register (Read/Write) [Address = 32h]

This limit register is an 8-bit read/write register that stores the AIN5 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN5 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

#### Table 53. AIN5 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>							

## AIN6 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 33h]

This limit register is an 8-bit read/write register that stores the AIN3 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN6 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

Table	54.	AIN6	VHIGH	Limit
I ubic	J 1.	11110	• nigh	Lillin

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>1</b> <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	<b>1</b> <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>

<sup>1</sup>Default settings at power-up.

#### AIN6 V<sub>LOW</sub> Limit Register (Read/Write) [Address = 34h]

This limit register is an 8-bit read/write register that stores the AIN6 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN6 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

#### Table 55. AIN6 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>					

<sup>1</sup>Default settings at power-up.

#### AIN7 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 35h]

This limit register is an 8-bit read/write register that stores the AIN7 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN7 value has to be greater than the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

#### Table 56. AIN7 VHIGH Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	<b>1</b> <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	<b>1</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### AIN7 VLOW Limit Register (Read/Write) [Address = 36h]

This limit register is an 8-bit read/write register that stores the AIN7 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN7 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

#### Table 57. AIN7 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### AIN8 V<sub>HIGH</sub> Limit Register (Read/Write) [Address = 37h]

This limit register is an 8-bit read/write register that stores the AIN8 input upper limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN8 value has to be greater than the value in this register. As it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is full-scale voltage.

#### Table 58. AIN8 VHIGH Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	<b>1</b> <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>	1 <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### AIN8 V<sub>LOW</sub> Limit Register (Read/Write) [Address = 38h]

This limit register is an 8-bit read/write register that stores the AIN8 input lower limit that causes an interrupt and activates the INT/INT output (if enabled). For this to happen, the measured AIN8 value has to be less than or equal to the value in this register. Because it is an 8-bit register, the resolution is four times less than the resolution of the 10-bit ADC. The default value is 0 V.

#### Table 59. AIN8 VLOW Limit

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0
<b>0</b> <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	0 <sup>1</sup>	0 <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>	<b>0</b> <sup>1</sup>

<sup>1</sup>Default settings at power-up.

### Device ID Register (Read-Only) [Address = 4Dh]

This 8-bit read-only register gives a unique identification number for this part. ADT7411 = 02h.

#### Manufacturer's ID Register (Read-Only) [Address = 4Eh]

This register contains the manufacturer's identification number. Analog Devices, Inc. is 41h.

### Silicon Revision Register (Read-Only) [Address = 4Fh]

This register is divided into the four LSBs representing the stepping and the four MSBs representing the version. The stepping contains the manufacturer's code for minor revisions or steppings to the silicon. The version is the ADT7411 version number, 0100b (4h).

## Data Sheet

# ADT7411

## SPI Lock Status Register (Read-Only) [Address = 7Fh]

Bit D0 (LSB) of this read-only register indicates whether the SPI interface is locked or not. Writing to this register causes the device to malfunction.

Default value is 00h.  $0 = I^2C$  interface. 1 = SPI interface selected and locked.

## SERIAL INTERFACE

There are two serial interfaces that can be used on this part: I<sup>2</sup>C and SPI. The device powers up with the serial interface in I<sup>2</sup>C mode, but it is not locked into this mode. To stay in I<sup>2</sup>C mode, it is recommended that the user tie the  $\overline{CS}$  line to either V<sub>CC</sub> or GND. It is not possible to lock the I<sup>2</sup>C mode, but it is possible to select and lock the SPI mode.

To select and lock the interface into the SPI mode, a number of pulses must be sent down the  $\overline{CS}$  (Pin 4) line. The following section describes how this is done.

Once the SPI communication protocol is locked in, it cannot be unlocked while the device is still powered up. Bit D0 of the SPI Lock Status register (Address 7Fh) is set to 1 when a successful SPI interface lock is accomplished. To reset the serial interface, the user must power down the part and power up again. A software reset does not reset the serial interface.

## Serial Interface Selection

The  $\overline{CS}$  line controls the selection between I<sup>2</sup>C and SPI. Figure 33 shows the selection process necessary to lock the SPI interface mode.

To communicate to the ADT7411 using the SPI protocol, send three pulses down the  $\overline{\text{CS}}$  line, as shown in Figure 33. On the third rising edge (marked as C in Figure 33), the part selects and locks the SPI interface. Communication to the device is now limited to the SPI protocol.

As per most SPI standards, the  $\overline{CS}$  line must be low during every SPI communication to the ADT7411, and high at all other times. Typical examples of how to connect the dual interface as I<sup>2</sup>C or SPI are shown in Figure 31 and Figure 32.




Figure 31. Typical I<sup>2</sup>C Interface Connection




Figure 32. Typical SPI Interface Connection

The following sections describe in detail how to use the I<sup>2</sup>C and SPI protocols associated with the ADT7411.

## I<sup>2</sup>C Serial Interface

Like all I<sup>2</sup>C compatible devices, the ADT7411 has a 7-bit serial address. The four MSBs of this address for the ADT7411 are set to 1001. The three LSBs are set by Pin 11, ADD. The ADD pin can be configured three ways to give three different address options: low, floating, and high. Setting the ADD pin low gives a serial bus address of 1001 000, leaving it floating gives the Address 1001 010, and setting it high gives the Address 1001 011. The recommended pull-up resistor value is 10 k $\Omega$ .

There is an enable/disable bit for the SMBus timeout. When this is enabled, the SMBus times out after 25 ms of no activity. To enable it, set Bit 6 of the Control Configuration 2 register. The power-up default is with the SMBus timeout disabled.

The ADT7411 supports SMBus packet error checking (PEC) and its use is optional. It is triggered by supplying the extra clocks for the PEC byte. The PEC is calculated using CRC-8. The frame clock sequence (FCS) conforms to CRC-8 by the polynomial

$$C(x) = x^8 + x^2 + x^1 + 1$$

Consult the SMBus specification for more information.

The serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line SDA while the serial clock line SCL remains high. This indicates that an address/data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an R/W bit, which determines the direction of the data transfer, that is, whether data is written to or read from the slave device.

The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the  $R/\overline{W}$  bit is 0, the master writes to the slave device. If the  $R/\overline{W}$  bit is 1, the master reads from the slave device.

- 2. Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the receiver of data. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period because a low-to-high transition when the clock is high can be interpreted as a stop signal.
- 3. When all data bytes are read or written, stop conditions are established. In write mode, the master pulls the data line high during the 10th clock pulse to assert a stop condition. In read mode, the master device pulls the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master then takes the data line low during the low period before the 10th clock pulse, and then high during the 10th clock pulse to assert a stop condition.

Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation. This is because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation.

The I<sup>2</sup>C address set up by the ADD pin is not latched by the device until after this address is sent twice. On the eighth SCL cycle of the second valid communication, the serial bus address is latched in. This is the SCL cycle directly after the device has seen its own I<sup>2</sup>C serial bus address. Any subsequent changes on this pin will have no effect on the I<sup>2</sup>C serial bus address.

## Writing to the ADT7411

Depending on the register being written to, there are two different writes for the ADT7411. It is not possible to do a block write to this part, that is, no I<sup>2</sup>C auto-increment.

# Writing to the Address Pointer Register for a Subsequent Read

To read data from a particular register, the address pointer register must contain the address of that register. If it does not, the correct address must be written to the address pointer register by performing a single-byte write operation, as shown in Figure 34. The write operation consists of the serial bus address followed by the address pointer byte. No data is written to any of the data registers. A read operation is then performed to read the register.

## Writing Data to a Register

All registers are 8-bit registers so only one byte of data can be written to each register. Writing a single byte of data to one of these read/write registers consists of the serial bus address, the data register address written to the address pointer register, followed by the data byte written to the selected data register (see Figure 35). To write to a different register, another START or repeated START is required. If more than one byte of data is sent in one communication operation, the addressed register is repeatedly loaded until the last data byte is sent.

### Reading Data from the ADT7411

Reading data from the ADT7411 is done in a one-byte operation. Reading back the contents of a register is shown in Figure 36. The register address was previously set up by a single-byte write operation to the Address Pointer register. To read from another register, write to the Address Pointer register again to set up the relevant register address. Therefore, block reads are not possible, that is, no I<sup>2</sup>C auto-increment.

### **SPI Serial Interface**

The SPI serial interface of the ADT7411 consists of four wires:  $\overline{CS}$ , SCLK, DIN, and DOUT. The  $\overline{CS}$  is used to select the device when more than one device is connected to the serial clock and data lines. The  $\overline{CS}$  is also used to distinguish between any two separate serial communications (see Figure 41 for a graphical explanation). The SCLK is used to clock data in and out of the part. The DIN line is used to write to the registers, and the DOUT line is used to read data back from the registers. The recommended pull-up resistor value is between 500  $\Omega$  and 820  $\Omega$ . Strong pull-ups are needed when serial clock speeds that are close to the maximum limit are used or when the SPI interface lines are experiencing large capacitive loading. Larger resistor values can be used for pull-up resistors when the serial clock speed is reduced.

## **Data Sheet**

ADT7411




Figure 36. I<sup>2</sup>C—Reading a Single Byte of Data from a Selected Register

The part operates in a slave mode and requires an externally applied serial clock to the SCLK input. The serial interface is designed to allow the part to be interfaced to systems that provide a serial clock that is synchronized to the serial data.

There are two types of serial operation: a read and a write. Command words are used to distinguish between a read and a write operation. These command words are given in Table 60. Address auto-incrementing is possible in SPI mode.

#### Table 60. SPI Command Words

Write	Read		
90h (1001 0000)	91h (1001 0001)		

### Write Operation

Figure 37 shows the timing diagram for a write operation to the ADT7411. Data is clocked into the registers on the rising edge of SCLK. When the  $\overline{\text{CS}}$  line is high, the DIN and DOUT lines are in three-state mode. Only when the  $\overline{\text{CS}}$  goes from a high to a low does the part accept any data on the DIN line. In SPI mode, the address pointer register is capable of auto-incrementing to the next register in the register map without having to load the address pointer register each time. In Figure 37, the register address portion of the diagram gives the first register that is written to. Subsequent data bytes are written into sequential writable registers. Therefore, after each data byte is written into a register, the address pointer register. The address pointer register auto-increments from 00h to 3Fh and then loops back to start over again at 00h.

### **Read Operation**

Figure 38 to Figure 40 show the timing diagrams of correct read operations. To read back from a register, first write to the address pointer register with the address to be read from. This operation is shown in Figure 38. Figure 39 shows the procedure for reading back a single byte of data. The read command is first sent to the part during the first eight clock cycles. As the read command is being sent, irrelevant data is output onto the DOUT line. During the following eight clock cycles the data contained in the register selected by the address pointer register is output onto the DOUT line. Data is output onto the DOUT line on the falling edge of SCLK. Figure 40 shows the procedure when reading data from two sequential registers. Multiple data reads are possible in SPI interface mode as the address pointer register is auto-incremental. The address pointer register auto-increments from 00h to 3Fh and loops back to start over again at 00h when it reaches 3Fh.

## SMBus/SPI INT/INT

The ADT7411 INT/INT output is an interrupt line for devices that want to trade their ability to master for an extra pin. The ADT7411 is a slave-only device and uses the SMBus/SPI INT/INT to signal the host device that it wants to talk. The SMBus/SPI INT/INT on the ADT7411 is used as an over/under limit indicator.


The INT/INT pin has an open-drain configuration that allows the outputs of several devices to be wired-AND together when the INT/INT pin is active low. Use C6 of the Control Configuration 1 register to set the active polarity of the INT/INT output. The power-up default is active low. The INT/INT output can be disabled or enabled by setting C5 of the Control Configuration 1 register to 1 or 0, respectively.


The INT/ $\overline{INT}$  output becomes active when either the internal temperature value, the external temperature value,  $V_{DD}$  value, or any of the AIN input values exceed the values in their corresponding  $T_{HIGH}/V_{HIGH}$  or  $T_{LOW}/V_{LOW}$  registers. The INT/ $\overline{INT}$  output goes inactive again when a conversion result is the measured value back within the trip limits and when the status register associated with the out-of-limit event is read. The two interrupt status registers show which event caused the INT/ $\overline{INT}$  pin to go active.


The INT/ $\overline{\text{INT}}$  output requires an external pull-up resistor. This can be connected to a voltage different from V<sub>DD</sub>, provided the maximum voltage rating of the INT/ $\overline{\text{INT}}$  output pin is not exceeded. The value of the pull-up resistor depends on the application but should be large enough to avoid excessive sink currents at the INT/ $\overline{\text{INT}}$  output, which can heat the chip and affect the temperature reading.

## SMBus Alert Response

The INT/INT pin behaves the same way as an SMBus alert pin when the SMBus/I<sup>2</sup>C interface is selected. It is an open-drain output and requires a pull-up to V<sub>DD</sub>. Several INT/INT outputs can be wire-AND together so that the common line goes low if one or more of the INT/INT outputs goes low. The polarity of the INT/INT pin must be set for active low for a number of outputs to be wire-AND together.








The INT/INT output can operate as an SMBALERT function. Slave devices on the SMBus can normally not signal to the master that they want to talk, but the SMBALERT function allows them to do so. SMBALERT is used in conjunction with the SMBus general call address.

One or more INT/INT outputs can be connected to a common SMBALERT line connected to the master. When the SMBALERT line is pulled low by one of the devices, the procedure shown in Figure 42 occurs.



- 1. SMBALERT is pulled low.
- 2. Master initiates a read operation and sends the alert response address (ARA = 0001 100). This is a general call address that must not be used as a specific device address.

- 3. The device whose INT/INT output is low responds to the alert response address and the master reads its device address. As the device address is seven bits long, an LSB of 1 is added. The address of the device is now known and it can be interrogated in the usual way.
- 4. If more than one device's INT/INT output is low, the one with the lowest device address has priority, in accordance with normal SMBus specifications.
- 5. Once the ADT7411 responds to the alert response address, it resets its INT/INT output, provided that the condition that caused the out-of-limit event no longer exists and the status register associated with the out-of-limit event is read. If the SMBALERT line remains low, the master sends the ARA again. It continues to do this until all devices whose SMBALERT outputs were low have responded.





Figure 43. INT/INT Responds to SMBALERT ARA with Packet Error Checking

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-137-AB CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

09-12-2014-A

Figure 44. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches and (millimeters)

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
ADT7411ARQ	-40°C to +120°C	16-Lead QSOP	RQ-16	N/A
ADT7411ARQ-REEL7	-40°C to +120°C	16-Lead QSOP	RQ-16	1000
ADT7411ARQZ	-40°C to +120°C	16-Lead QSOP	RQ-16	N/A
ADT7411ARQZ-REEL	-40°C to +120°C	16-Lead QSOP	RQ-16	2500
ADT7411ARQZ-REEL7	-40°C to +120°C	16-Lead QSOP	RQ-16	1000
EVAL-ADT7411EBZ		Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES

Purchase of licensed I<sup>2</sup>C components of Analog Devices, Inc. or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

©2003–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02882-0-6/17(C)



www.analog.com

Rev. C | Page 36 of 36

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Board Mount Temperature Sensors category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

5962-8757102XA 66F115 EMC1063-1-ACZL-TR NCT218FCT2G 053GAB175A-160Y 3610085020002 389049M9527 ADM1023ARQZ-REEL ADM1032ARMZ-1RL AT30TS74-U1FMBB-T AT30TS74-U1FMAB-T AT30TS74-U1FMCB-T AT30TS74-U1FMDB-T ADT7483AARQZ-RL ADT7481ARMZ-REEL ADT7463ARQZ-REEL MCP98243T-BE/MC 66L080-0226 5962-8757103XA S-58LM20A-I4T1U EMC2302-2-AIZL-TR NCT375MNR2G LM84CIMQA CAT34TS00VP2GT4A NCT80DBR2G SEN-16304 GX21M15 GX122 MAX31875R5TZS+T MAX31875R6TZS+T TC6501P065VCTTR AT-1U MCP9700AT-E/LT MCP9701-E/TO MCP9803-M/MS MCP9701A-E/TO MCP9701AT-E/LT LM57FEPWQ1 LM57FPW LM57FSPWQ1 60-41123102-0150.0010 60-43123102-0150.0010 60-53123102-0150.0010 MLX90615SSG-DAA-000-TU TMP303CDRLR TC6501P055VCTTR TC6503P005VCTTR ADT7311WTRZ-RL ADT7311WTRZ-RL7 ADT7473ARQZ-REEL