## Data Sheet

## FEATURES

## Operates from 6 GHz to 18 GHz

25 dBm typical transmit state $\mathrm{P}_{\text {SAT }}$
22 dB typical transmit state small signal gain
18 dB typical receive state small signal gain
2.5 dB typical receive state noise figure Coupled power amplifier output for power detection

## APPLICATIONS

## Phased array antenna

Military radar
Weather radar

## Communication links

## Electronic warfare

## GENERAL DESCRIPTION

The ADTR1107 is a compact, 6 GHz to 18 GHz , front-end IC with an integrated power amplifier, low noise amplifier (LNA), and a reflective single-pole double-throw (SPDT) switch. These integrated features make the device ideal for phased array antenna and radar applications. The front-end IC offers 25 dBm of saturated output power $\left(\mathrm{P}_{\text {SAT }}\right)$ and 22 dB small signal gain in

transmit state, and 18 dB small signal gain and 2.5 dB noise figure in receive state. The device has a directional coupler for power detection. The input/outputs (I/Os) are internally matched to $50 \Omega$. The ADTR1107 is supplied in a $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 24-terminal, land grid array (LGA) package.

## ADTR1107

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings .....  6
Thermal Resistance .....  6
ESD Caution ..... 6
Pin Configuration and Function Descriptions .....  7
Interface Schematics ..... 8
Typical Performance Characteristics ..... 9
REVISION HISTORY
4/2020—Rev. 0 to Rev. A
Changes to VDD_LNA Parameter, Table 45
Transmit State ..... 9
Receive State. ..... 16
Theory of Operation ..... 23
Applications Information ..... 24
Recommended Bias Sequencing. ..... 24
Typical Application Circuit ..... 25
Interfacing the ADTR1107 to the ADAR1000 X Band and KU Band Beamformer. ..... 26
Outline Dimensions ..... 28
Ordering Guide ..... 28

## SPECIFICATIONS

Transmit state, VDD_PA $=5 \mathrm{~V}$, Ide_PA $=220 \mathrm{~mA}, \mathrm{VDD}$ _SW $=3.3 \mathrm{~V}, \mathrm{VSS} \_$SW $=-3.3 \mathrm{~V}$, CTRL_SW $=0 \mathrm{~V}$, receive state off (VDD_LNA $=0 \mathrm{~V}$, VGG_LNA $=0 \mathrm{~V}$ ), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVERALL FUNCTION Frequency Range |  | 6 |  | 14 | GHz |  |
| TRANSMIT STATE <br> Small Signal Gain <br> Gain Flatness Input Return Loss <br> Output Return Loss <br> Output 1 dB Compression (OP1dB) <br> Saturated Output Power ( $\mathrm{P}_{\text {Sat }}$ ) <br> Output Third-Order Intercept (OIP3) <br> Noise Figure <br> Coupling Factor Isolation <br> TX_IN to RX_OUT <br> ANT to RX_OUT <br> RF Settling Time <br> 0.1 dB <br> 0.05 dB <br> Switching Speed <br> Rise and Fall Time <br> Turn On and Turn Off Time <br> VDD_PA <br> Quiescent Current (loe_PA) | $\mathrm{t}_{\text {RISE, }} \mathrm{t}_{\text {fall }}$ <br> ton, toff | 19.5 <br> 21 <br> 3.3 | 21.5 $\pm 0.8$ 13 15 23 25 31 9 23.5 40 64 17 22 2 10 5.0 220 | 5.5 | dB <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> dBm <br> dB <br> dB <br> dB <br> dB <br> ns <br> ns <br> ns <br> ns <br> V <br> mA | TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT output power (Pout) per tone $=8 \mathrm{dBm}$ <br> TX_IN to ANT <br> Coupling factor $=$ ANT Pout - CPLR_OUT Pout <br> Receive state off <br> Receive state off <br> $50 \%$ CTRL_SW to 0.1 dB of final RF output <br> $50 \%$ CTRL_SW to 0.05 dB of final RF output <br> $10 \%$ to $90 \%$ of RF output <br> $50 \%$ CTRL_SW to $90 \%$ of RF output <br> Adjust VGG_PA voltage between -1.75 V and -0.25 V to achieve the desired $\mathrm{IDC}_{\mathrm{D}} \mathrm{PA}$ |

Transmit state, VDD_PA $=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}} \_\mathrm{PA}=220 \mathrm{~mA}, \mathrm{VDD} \_\mathrm{SW}=3.3 \mathrm{~V}, \mathrm{VSS} \_\mathrm{SW}=-3.3 \mathrm{~V}, \mathrm{CTRL} \_\mathrm{SW}=0 \mathrm{~V}$, receive state off, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVERALL FUNCTION Frequency Range |  | 14 |  | 18 | GHz |  |
| TRANSMIT STATE <br> Small Signal Gain <br> Gain Flatness Input Return Loss Output Return Loss OP1dB <br> $P_{\text {sat }}$ <br> OIP3 <br> Noise Figure <br> Coupling Factor Isolation <br> TX_IN to RX_OUT <br> ANT to RX_OUT |  | 20 19 | $\begin{aligned} & 22 \\ & \pm 0.6 \\ & 12 \\ & 11 \\ & 21.5 \\ & 24 \\ & 31.5 \\ & 6.5 \\ & 18 \\ & \\ & 39 \\ & 64 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> dBm <br> dB <br> dB <br> dB <br> dB | TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT <br> TX_IN to ANT Pout per tone $=8 \mathrm{dBm}$ <br> TX_IN to ANT <br> Coupling factor $=$ ANT Pout - CPLR_OUT Pout <br> Receive state off <br> Receive state off |

## ADTR1107



Receive state, self biased, VDD_LNA $=3.3 \mathrm{~V}, \mathrm{VGG}$ LNA $=0 \mathrm{~V}$, VDD_SW $=3.3 \mathrm{~V}$, VSS_SW $=-3.3 \mathrm{~V}$, CTRL_SW $=3.3 \mathrm{~V}$, transmit state off (VDD_PA $=0 \mathrm{~V}$, VGG_PA $=-1.75 \mathrm{~V}), \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVERALL FUNCTION Frequency Range |  | 6 |  | 14 | GHz |  |
| RECEIVE STATE <br> Small Signal Gain <br> Gain Flatness <br> Input Return Loss <br> Output Return Loss <br> OP1dB <br> $\mathrm{P}_{\text {Sat }}$ <br> OIP3 <br> Noise Figure <br> Isolation <br> ANT to TX_IN <br> RX_OUT to TX_IN <br> RF Settling Time <br> 0.1 dB <br> 0.05 dB <br> Switching Speed <br> Rise and Fall Time <br> Turn On and Turn Off Time <br> VDD_LNA <br> Io_ LNA | $t_{\text {RIISE, }} \mathrm{t}_{\text {fall }}$ ton, toff | 15.5 | $\begin{aligned} & 17.5 \\ & \pm 0.6 \\ & 13 \\ & 14 \\ & 14 \\ & 16 \\ & 26 \\ & 2.5 \\ & \\ & 32 \\ & 48 \\ & \\ & 17 \\ & 22 \\ & \\ & 2 \\ & 10 \\ & 3.3 \\ & 80 \end{aligned}$ | 3.6 | dB <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> dBm <br> dB <br> dB <br> dB <br> ns <br> ns <br> ns <br> ns <br> V <br> mA | ANT to RX_OUT <br> ANT to RX_OUT <br> ANT to RX_OUT <br> ANT to RX_OUT <br> ANT to RX_OUT Pout per tone $=0 \mathrm{dBm}$ <br> ANT to RX_OUT <br> Transmit state off <br> Transmit state off <br> $50 \%$ CTRL_SW to 0.1 dB of final RF output <br> $50 \%$ CTRL_SW to 0.05 dB of final RF output <br> $10 \%$ to $90 \%$ of RF output <br> $50 \%$ CTRL_SW to $90 \%$ of RF output <br> Self biased |

Receive state, self biased, VDD_LNA $=3.3 \mathrm{~V}, \mathrm{VGG}$ LNA $=0 \mathrm{~V}, \mathrm{VDD}$ _SW $=3.3 \mathrm{~V}$, VSS_SW $=-3.3 \mathrm{~V}$, CTRL_SW $=3.3 \mathrm{~V}$, transmit state off, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OVERALL FUNCTION |  |  |  |  |  |  |
| $\quad$ Frequency Range |  | 14 |  | 18 | GHz |  |
| RECEIVE STATE |  |  |  |  |  |  |
| Small Signal Gain |  | 16 | 18 |  | dB | ANT to RX_OUT |
| Gain Flatness |  | $\pm 0.9$ |  | dB |  |  |
| Input Return Loss |  | 13 |  | dB | ANT to RX_OUT |  |
| Output Return Loss |  |  | 18 |  | dB | ANT to RX_OUT |
| OP1dB |  | 12 | 14 |  | dBm | ANT to RX_OUT |
| PSAT |  |  | 16.5 |  | dBm | ANT to RX_OUT |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OIP3 |  |  | 25.5 |  | dBm | ANT to RX_OUT Pout per tone $=0 \mathrm{dBm}$ |
| Noise Figure |  |  | 3 |  | dB | ANT to RX_OUT |
| Isolation |  |  |  |  |  |  |
| ANT to TX_IN |  |  | 26 |  | dB | Transmit state off |
| RX_OUT to TX_IN |  |  | 46 |  | dB | Transmit state off |
| RF Settling Time |  |  |  |  |  |  |
| 0.1 dB |  |  | 17 |  | ns | $50 \%$ CTRL_SW to 0.1 dB of final RF output |
| 0.05 dB |  |  | 22 |  | ns | $50 \%$ CTRL_SW to 0.05 dB of final RF output |
| Switching Speed |  |  |  |  |  |  |
| Rise and Fall Time | $\mathrm{t}_{\text {RISE, }} \mathrm{t}_{\text {FALL }}$ |  | 2 |  | ns | 10\% to $90 \%$ of RF output |
| Turn On and Turn Off Time | ton, toff |  | 10 |  | ns | $50 \%$ CTRL_SW to $90 \%$ of RF output |
| VDD_LNA |  | 2.0 | 3.3 | 3.6 | V |  |
| IDe_LNA |  |  | 80 |  | mA | Self biased |

SPDT switch bias at VDD_SW = 3.3 V, VSS_SW = -3.3 V .
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  |  |  | VDD_SW and VSS_SW |
| $\quad$ Positive | IDD_SW |  | 14 |  | $\mu \mathrm{~A}$ |  |
| Negative | ISS_SW |  | 120 |  | $\mu \mathrm{~A}$ |  |
| DIGITAL CONTROL INPUTS |  |  |  |  |  | CTRL_SW |
| $\quad$ Voltage |  | 0 |  | 0.8 | V |  |
| $\quad$ Low |  | 1.2 |  | 3.3 | V |  |
| $\quad$ High |  |  | $<1$ |  | $\mu \mathrm{~A}$ |  |
| $\quad$ Current (Low and High) |  |  |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :--- | :--- |
| Transmit State (PA On), Receive State Off |  |
| VDD_PA | 5.5 V |
| VGG_PA | -2 V to +0 V |
| Continuous Wave (CW) RF Input Power | 20 dBm |
| (RFIN) at TX_IN |  |
| Continuous Power Dissipation (Polss) | 1.71 W |
| (TA $=85^{\circ} \mathrm{C}$, Derate $18.98 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |
| Above $85^{\circ} \mathrm{C}$ ) |  |
| Receive State (LNA On), Transmit State Off |  |
| VDD_LNA | 4 V |
| VGG_LNA | -2 V to +0.2 V |
| CW RFIN at ANT | 20 dBm |
| PDIss (TA $=85^{\circ} \mathrm{C}$, Derate $5.04 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 0.453 W |
| Above $85^{\circ} \mathrm{C}$ ) |  |
| Transmit and Receive States | $7: 1$ |
| Output Load Voltage Standing Wave |  |
| Ratio (VSWR) | -0.3 V to +3.6 V |
| VDD_SW Range | -3.6 V to +0.3 V |
| VSS_SW Range | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| VDD_CTRL Range | $175^{\circ} \mathrm{C}$ |
| Channel Temperature | $260^{\circ} \mathrm{C}$ |
| Maximum Peak Reflow Temperature |  |
| (Moisture Sensitivity Level 3, MSL3) ${ }^{\prime}$ |  |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ESD Sensitivity (Human Body Model) | Class 1 B |
|  | $($ Passed $\pm 500 \mathrm{~V}$ ) |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JC}}$ is the thermal resistance from the operating portion of the device to the outside surface of the package (case) closest to the device mounting area.

Table 7. Thermal Resistance ${ }^{1}$

| Package Type | $\boldsymbol{\theta}_{\text {」 Transmit State }}$ | $\boldsymbol{\theta}_{\text {」 }}$ Receive State | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{CC}-24-8$ | 52.7 | 198.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with 36 thermal vias. Refer to the JEDEC standard JESD51 for additional information.
ESD CAUTION


ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
${ }^{1}$ See the Ordering Guide section for more information.

Table 8. Signal Path Truth Table

| State | CTRL_SW | RF Signal Path |
| :--- | :--- | :--- |
| Transmit | Low | TX_IN to ANT |
| Receive | High | ANT to RX_OUT |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 9. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| $1,3,4,6,11,13$ | GND | Ground. Solder these pins to a low impedance ground plane. |
| to 16, 18, 22 |  |  |
| 2 | RX_OUT | Receive Path Output. This pin is dc-coupled to ground and ac matched to $50 \Omega$. |
| 5 | TX_IN | Transmit Path Input. This pin is dc-coupled to ground and ac matched to $50 \Omega$. |
| 7 | VGG_PA | Power Amplifier Gate Bias. This pin is used to set the desired quiescent current of the amplifier. |
| 8 | VDD_PA | Power Amplifier Drain Bias Voltage. |
| 9,10 | NIC | No Internal Connection. Solder these pins to a low impedance ground plane. |
| 12 | CPLR_OUT | Transmit Path Coupled Port. This port is used in connection with a detector to monitor transmitted power. |
| 17 | ANT | RF Common Port. This pin is dc-coupled to 0 V and ac matched to $50 \Omega$. |
| 19 | VDD_SW | SPDT Switch Positive Bias Voltage. |
| 20 | CTRL_SW | Switch Digital Control. This pin controls the state of the SPDT switch. |
| 21 | VSS_SW | SPDT Switch Negative Bias Voltage. |
| 23 | VGG_LNA | LNA Gate Voltage Bias. This pin is used to set the desired quiescent current of the LNA. If this pin is |
| 24 | VDD_LNA | Supplied with 0 V or is connected to ground, the LNA runs in self bias mode at a typical current of $80 \mathrm{mA}.$. |
|  | LNA Drain Voltage Bias. |  |

## INTERFACE SCHEMATICS



Figure 3. GND Interface Schematic


Figure 4. ANT Interface Schematic


Figure 5. CTRL_SW and VDD_SW Interface Schematic


Figure 6. VDD_PA Interface Schematic


Figure 7. VGG_PA Interface Schematic


Figure 8. VDD_LNA Interface Schematic


Figure 9. VGG_LNA Interface Schematic


Figure 10. RX_OUT Interface Schematic


Figure 11. TX_IN Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS

## TRANSMIT STATE



Figure 12. Broadband Gain and Return Loss vs. Frequency, 10 MHz to 26 GHz , Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 13. Gain vs. Frequency for Various VDD_PA, Transmit State, Path = $T X \_I N$ to ANT, I IDC $P A=220 \mathrm{~mA}$, Receive State Off


Figure 14. Input Return Loss vs. Frequency for Various Temperatures, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D Q} P A=220 \mathrm{~mA}$, Receive State Off


Figure 15. Gain vs. Frequency for Various Temperatures, Transmit State, Path = $T X \_I N$ to $A N T, V D D \_P A=5 V$, $I_{D e} P A=220 \mathrm{~mA}$, Receive State Off


Figure 16. Gain vs. Frequency for Various $I_{D C} P A$, Transmit State, Path $=$ $T X \_I N$ to ANT, VDD_PA = 5 V, Receive State Off


Figure 17. Output Return Loss vs. Frequency for Various Temperatures, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D Q} P A=220 \mathrm{~mA}$, Receive State Off


Figure 18. Reverse Isolation vs. Frequency for Various Temperatures, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 19. TX_IN to RX_OUT Isolation vs. Frequency for Various Temperatures, Transmit State, VDD_PA $=5 \mathrm{~V}, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 20. Noise Figure vs. Frequency for Various Temperatures, Transmit State, Path = TX_IN to ANT, VDD_PA =5 V, ID@ PA = 220 mA , Receive State Off


Figure 21. CLPR_OUT Coupling Factor vs. Frequency for Various Temperatures, Transmit State, Coupling Factor = ANT Pout - CPLR_OUT Pout, $V D D \_P A=5 V, I D C P A=220 \mathrm{~mA}$, Receive State Off


Figure 22. ANT to RX_OUT Isolation vs. Frequency for Various Temperatures, Transmit State, VDD_PA = 5 V, IDe $P A=220 \mathrm{~mA}$, Receive State Off


Figure 23. Noise Figure vs. Frequency for Various VDD_PA, Transmit State, Path $=T X \_I N$ to $A N T$, IDC_PA $=220 \mathrm{~mA}$, Receive State Off


Figure 24. Noise Figure vs. Frequency for Various $I_{D \subset} P A$, Transmit State, Path $=$ TX_IN to ANT, VDD_PA = 5 V, Receive State Off


Figure 25. OP1dB vs. Frequency for Various VDD_PA, Transmit State, Path = $T X \_I N$ to $A N T, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 26. PSAT Vs. Frequency for Various Temperatures, Transmit State, Path $=$ $T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 27. OP1dB vs. Frequency for Various Temperatures,Transmit State, Path = $T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 28. OP1dB vs. Frequency for Various IDe PA, Transmit State, Path $=$ $T X \_I N$ to $A N T, V D D \_P A=5 V$, Receive State Off


Figure 29. $P_{S A T}$ Vs. Frequency for Various VDD_PA, Transmit State, Path $=$ $T X \_I N$ to ANT, IDCPA = 220 mA , Receive State Off


Figure 30. $P_{S A T}$ vs. Frequency for Various $I_{D C} P A, T r a n s m i t ~ S t a t e, ~ P a t h ~=T X \_I N$ to $A N T, V D D \_P A=5$ V, Receive State Off


Figure 31. Power Added Efficiency (PAE) vs. Frequency for Various VDD_PA, Transmit State, Path $=T X$ _IN to $A N T, I_{D e} P A=220 \mathrm{~mA}$, Receive State Off, PAE Measured at $P_{S A T}$


Figure 32. Pout, Gain, PAE and Power Amplifier Supply Current (lod_PA) vs. Input Power, 6 GHz , Transmit State, Path $=T X \_I N$ to ANT, VDD_PA = 5 V , IDe_PA = 220 mA, Receive State Off


Figure 33. PAE vs. Frequency for Various Temperatures, Transmit State, Path = $T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off, PAE Measured at $P_{\text {SAT }}$


Figure 34. PAE vs. Frequency for Various IDe_PA, Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 V$, Receive State Off, PAE Measured at $P_{S A T}$


Figure 35. Pout, Gain, PAE and IDD_PA vs. Input Power, 10 GHz , Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 \mathrm{~V}, I_{D \_} P A=220 \mathrm{~mA}$, Receive State Off


Figure 36. Pout, Gain, PAE and $I_{D D \_} P A$ vs. Input Power, 14 GHz , Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D \_} P A=220 \mathrm{~mA}$, Receive State Off


Figure 37. Power Dissipation vs. Input Power at $T_{A}=85^{\circ} \mathrm{C}$, Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 V, I D \_P A=220 \mathrm{~mA}$, Receive State Off


Figure 38. OIP3 vs. Frequency for Various VDD_PA, Pout/Tone $=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to ANT, IDe $P A=220 m A$, Receive State Off


Figure 39. Pout, Gain, PAE and $I_{D D \_} P A$ vs. Input Power, 18 GHz, Transmit State, Path $=T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 40. OIP3 vs. Frequency for Various Temperatures, Pout/Tone $=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}$, $I D C P A=220 \mathrm{~mA}$, Receive State Off


Figure 41. OIP3 vs. Frequency for Various $I_{D C} P P A, P_{\text {out }} / T o n e=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to $A N T, V D D_{-} P A=5 V$, Receive State Off


Figure 42. OIP3 vs. Frequency for Various Pout/Tone, Transmit State, Path $=$ $T X \_I N$ to $A N T, V D D \_P A=5 V, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 43. Output Second-Order Intercept (OIP2) vs. Frequency for Various Temperatures, Pout/Tone $=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to ANT, $V D D_{\_} P A=5 \mathrm{~V}, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 44. OIP2 vs. Frequency for Various $I_{D \subset} P A, P_{\text {out }} / T o n e=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5$ V, Receive State Off


Figure 45. Third-Order Intermodulation Distortion Relative to Carrier (IM3) vs. Pout/Tone, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D Q} P A=$ 220 mA, Receive State Off


Figure 46. OIP2 vs. Frequency for Various VDD_PA, Pout/Tone $=8 \mathrm{dBm}$, Transmit State, Path $=T X \_I N$ to $A N T, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 47. OIP2 vs. Frequency for Various Pout/Tone, Transmit State, Path $=$ $T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D C} P A=220 \mathrm{~mA}$, Receive State Off


Figure 48. IDD_PA vs. Input Power for Various Frequencies, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 V, I_{D \subset} P A=220 \mathrm{~mA}$, Receive State Off


Figure 49. IDQ PA vs. VGG_PA, VDD_PA = 5 V, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA = 5 V, Receive State Off


Figure 50. Power Amplifier Gate Current (I $I_{G}$ PA) vs. Input Power for Various Frequencies, Transmit State, Path $=T X \_I N$ to ANT, VDD_PA $=5 \mathrm{~V}, I_{D C} P A=$ 220 mA, Receive State Off

## RECEIVE STATE



Figure 51. Broadband Gain and Return Loss vs. Frequency, 10 MHz to 26 GHz , Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA $=0$ V, Transmit State Off


Figure 52. Gain vs. Frequency for Various VDD_LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 53. Input Return Loss vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 54. Gain vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA $=3.3 \mathrm{~V}, V G G \_L N A=0 V$, Transmit State Off


Figure 55. Gain vs. Frequency for Various IDe LNA, Receive State, Path $=$ ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 56. Output Return Loss vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA $=0$ V, Transmit State Off


Figure 57. Reverse Isolation vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = OV, Transmit State Off


Figure 58. ANT to TX_IN Isolation vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA $=0$ V, Transmit State Off


Figure 59. Noise Figure vs. Frequency for Various VDD_LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 60. RX_OUT to TX_IN Isolation vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, $V D D \_L N A=3.3 V, V G G \_L N A=0 V$, Transmit State Off


Figure 61. Noise Figure vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA $=0$ V, Transmit State Off


Figure 62. Noise Figure vs. Frequency for Various IDe_LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 63. OP1dB vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V,

Transmit State Off


Figure 64. OP1dB vs. Frequency for Various IDe_ LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 65. $P_{\text {SAT }}$ Vs. Frequency for Various VDD_LNA, Receive State, Path $=$ ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 66. OP1dB vs. Frequency for Various VDD_LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 67. PSAT Vs. Frequency for Various Temperatures, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State $=$ Off


Figure 68. $P_{S A T}$ Vs. Frequency for Various IDe LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 69. PAE vs. Frequency for Various Temperatures, Receive State, Path $=$ ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off, PAE Measured at $P_{S A T}$


Figure 70. PAE vs. Frequency for Various IDe LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off, PAE Measured at $P_{S A T}$


Figure 71. Pout, Gain, PAE and IDD_LNA vs. Input Power, 10 GHz , Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 72. PAE vs. Frequency for Various VDD_LNA, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off, PAE Measured at $P_{S A T}$


Figure 73. Pout, Gain, PAE and IDD_LNA vs. Input Power, 6 GHz , Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA=0 V, Transmit State Off


Figure 74. Pout, Gain, PAE and IDD_LNA vs. Input Power, 14 GHz , Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA=0 V, Transmit State Off


Figure 75. Pout, Gain, PAE and $I_{D D}$ LNA vs. Input Power, 18 GHz , Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 76. OIP3 vs. Frequency for Various Temperatures, Pout/Tone $=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 77. OIP3 vs. Frequency for Various $l_{D C} L N A, P_{\text {out }} / T o n e=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 78. Power Dissipation vs. Input Power at $T_{A}=85^{\circ} \mathrm{C}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA $=3.3 \mathrm{~V}, V G G \_L N A=0 \mathrm{~V}$, Transmit State Off


Figure 79. OIP3 vs. Frequency for Various VDD_LNA, Pout/Tone $=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 80. OIP3 vs. Frequency for Various Pout/Tone, Receive State, Path $=$ ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 81. IM3 vs. Pout/Tone, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA $=3.3$ V, VGG_LNA $=0$ V, Transmit State Off


Figure 82. OIP2 vs. Frequency for Various VDD_LNA, Pout/Tone $=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VGG_LNA = O V, Transmit State Off


Figure 83. OIP2 vs. Frequency for Various Pout/Tone, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 84. OIP2 vs. Frequency for Various Temperatures, Pout/Tone $=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA = 3.3 V, VGG_LNA = O V, Transmit State Off


Figure 85. OIP2 vs. Frequency for Various IDC LNA, Pout/Tone $=0 \mathrm{dBm}$, Receive State, Path = ANT to RX_OUT, Self Biased Mode, VDD_LNA =3.3 V, Controlled VGG_LNA, Transmit State Off


Figure 86. Idd_LNA vs. Input Power for Various Frequencies, Receive State, Path $=$ ANT to RX_OUT, Self Biased Mode, VDD_LNA $=3.3$ V, VGG_LNA $=0 \mathrm{~V}$, Transmit State Off


Figure 87. IDe LNA vs. VGG_LNA, VDD_LNA = 3.3 V, Controlled VGG_LNA, Receive State, Path = ANT to RX_OUT, Transmit State Off


Figure 88. IDe_LNA vs. VDD_LNA, Self Biased Mode, VGG_LNA $=0$ V, Receive State, Path = ANT to RX_OUT, Transmit State Off

## ADTR1107

## THEORY OF OPERATION

The ADTR1107 is a multichip transmit/receive module that consists of an LNA, a medium power amplifier, and a silicon SPDT reflective switch. The ANT antenna port is dc-coupled to 0 V and no dc block is required at this port when the RF line potential is equal to 0 V . The switch has an integrated driver to perform logic functions internally and provides a simplified complementary metal-oxide semiconductor (CMOS)/low voltage transistor to transistor logic (LVTTL)-compatible control interface. The driver features a single digital control input pin, CTRL_SW. The logic level applied to CTRL_SW determines whether the ADTR1107 is in transmit state or receive state (see Table 8).

The receive path contains a self biased LNA with optional bias control using the VGG_LNA pin for bias adjustment. For self biased operation, the VGG_LNA pin is set to 0 V or connected to ground. The receive path output (RX_OUT) is dc-coupled to ground through an $8 \mathrm{k} \Omega$ resistor. No dc block is required at this port when the RF line potential is equal to 0 V .
The transmit path contains a power amplifier. The bias current is set using VGG_PA. The transmit path input (TX_IN) is dc-coupled to ground through a $2.5 \mathrm{k} \Omega$ resistor. No dc block is required at this port when the RF line potential is equal to 0 V . A directional coupler is incorporated into the ADTR1107 to allow for monitoring of the transmit power level.

## APPLICATIONS INFORMATION

The basic connections for operating the ADTR1107 are shown in Figure 89. The power amplifier on the transmit path is biased with +5 V on the VDD_PA pin and a voltage from -1.75 V to -0.25 V is applied to the VGG_PA pin to achieve 220 mA quiescent current.
The LNA on the receive path operates as either self biased or external biased mode. For self biased mode, apply 3.3 V to the VDD_LNA pin and leave the VGG_LNA pin supplied with 0 V or connected to ground. For external biased mode, apply +3.3 V to the VDD_LNA pin and adjust the VGG_LNA pin with a voltage range of -1.5 V to 0 V to achieve the desired $\mathrm{I}_{\mathrm{DQ}} \quad \mathrm{PA}$.
The SPDT switch is biased with +3.3 V on the VDD_SW pin and -3.3 V on the VSS_SW pin. The CTRL_SW pin sets the path state shown in Table 8. High logic state is set at 3.3 V and low logic state is set at 0 V .
All required decoupling capacitors for the dc power supply lines are internal to the ADTR1107.

## RECOMMENDED BIAS SEQUENCING

The recommended bias sequence during transmit state power-up is as follows:

1. Connect all GND pins to ground.
2. Set the VDD_SW pin to 3.3 V .
3. Set the VSS_SW pin to -3.3 V .
4. Set the CTRL_SW pin to 0 V .
5. Set the VGG_LNA pin to 0 V .
6. Set the VDD_LNA pin to 0 V .
7. Set the VGG_PA pin to -1.75 V .
8. Set the VDD_PA pin to 5 V .
9. Increase the VGG_PA voltage to achieve the desired IDQ_PA.
10. Apply the RF signal to the TX_IN pin.

The recommended transmit state bias sequence during power-down is as follows:

1. Turn off the RF signal.
2. Decrease the VGG_PA voltage to -1.75 V .
3. Set the VDD_PA pin to 0 V .
4. Set the VSS_SW pin to 0 V .
5. Set the VDD_SW pin to 0 V .

The recommended bias sequence during receive state power-up is as follows:

1. Connect all GND pins to ground.
2. Set the VDD_SW pin to 3.3 V .
3. Set the VSS_SW pin to -3.3 V .
4. Set the CTRL_SW pin to 3.3 V .
5. Set the VGG_PA pin to -1.75 V .
6. Set the VDD_PA pin to 0 V .
7. Set the VGG_LNA pin to 0 V .
8. Set the VDD_LNA pin to 3.3 V .
9. Apply the RF signal to the ANT pin.

The recommended receive state bias sequence during power-down is as follows:

1. Turn off the RF signal.
2. Set the VDD_LNA pin to 0 V .
3. Set the CTRL_SW pin to 0 V .
4. Set the VSS_SW pin to 0 V .
5. Set the VDD_SW pin to 0 V .

All measurements and data shown in this data sheet were taken using the typical application circuit (see Figure 89) and biased per the conditions in this section, unless otherwise noted. The bias conditions described in this section are the operating points recommended to optimize the overall device performance. Operation using other bias conditions can result in performance that differs from what is shown in the Typical Performance Characteristics section. To obtain optimal performance while not damaging the device, follow the recommended biasing sequences described in this section and adhere to the values shown in the Absolute Maximum Ratings section.

## TYPICAL APPLICATION CIRCUIT



Figure 89. Typical Application Circuit

## INTERFACING THE ADTR1107 TO THE ADAR1000 X BAND AND KU BAND BEAMFORMER

ADTR1107 can be interfaced to the ADAR1000 X band and Ku band quad beamformer IC, as shown in Figure 91. Note that only a single channel of the ADAR1000 is shown in Figure 91 and additional components have been omitted for clarity. The ADAR1000 provides multiple bias voltages and control signals, resulting in a glueless interface and no need for any additional control signals to the ADTR1107. The gate voltage for the ADTR1107 power amplifier (VGG_PA) is provided by the ADAR1000 PA_BIAS3 pin. One of four independent negative gate voltages is needed for power amplifier gate biasing. Each voltage is set by an 8 -bit digital-to-analog converter (DAC) with an output voltage range of 0 V to -4.8 V . The typical gate voltage required to bias the ADTR1107 power amplifier is -1.1 V (see Figure 49). This voltage can be asserted by the ADAR1000 TR input pin (rising edge enables the power amplifier) or by a serial peripheral interface (SPI) write. Asserting the ADAR1000 TR pin switches the polarity of the ADAR1000 TR_SW_NEG pin and TR_SW_POS pin. The TR_SW_POS pin can drive the gates of up to four switches and can be used to control the ADTR1107 SPDT switch.
While the ADTR1107 LNA gate voltage is self biased (the VGG_LNA pin is connected to 0 V or grounded), the voltage can also be controlled from the ADAR1000. In this case, there is a single LNA_BIAS voltage ( 0 V to -4.8 V ) controlled by an 8 -bit DAC that can be used to bias four ADTR1107 devices connected to each ADAR1000.

The ADTR1107 CPLR_OUT coupler output can be tied back to one of the four ADAR1000 RF detector inputs (DET1 to DET4). These diode based RF detectors have an input range of -20 dBm to +10 dBm . The coupling factor of the ADTR1107 directional coupler ranges from 28 dB at 6 GHz to 18 dB at 18 GHz . At 12 GHz , with a coupling factor of 22 dB and a maximum power amplifier output of 26 dBm , the coupled output power is a maximum of 4 dBm . If the coupler output is connected directly to the detector input, this connection provides a detection range of 24 dB . Figure 90 shows the relationship between the ADTR1107 output power and the ADC code of the ADAR1000 detector at 12 GHz . In this case, the ADTR1107 output power is swept to a maximum level of approximately 22 dBm .


Figure 90. ADAR1000 RF Detector Output Code vs. ADTR1107 Output Power at 12 GHz


Figure 91. Interfacing the ADTR1107 to the ADAR1000 X and Ku Band Beamformer, One Channel Shown

## ADTR1107

## OUTLINE DIMENSIONS



Figure 92. 24-Terminal Land Grid Array [LGA]
(CC-24-8)
Dimensions shown in millimeters

| ORDERING GUIDE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Model ${ }^{1}$ | Temperature Range | MSL Rating ${ }^{\text {2 }}$ | Package Description ${ }^{3}$ | Package Option |
| ADTR1107ACCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3 | 24-Terminal Land Grid Array [LGA] | CC-24-8 |
| ADTR1107ACCZ-R7 ADTR1107-EVAL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3 | 24-Terminal Land Grid Array [LGA] <br> Evaluation Board | CC-24-8 |

${ }^{1} Z=$ RoHS Compliant Part.
${ }^{2}$ See the Absolute Maximum Ratings section for additional information.
${ }^{3}$ The lead finish of the ADTR1107ACCZ and the ADTR1107ACCZ-R7 is nickel palladium gold (NiPdAu).

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB MASW-000936-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 MAX2614EVKIT\# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT\# MAX2692EVKIT\# EV1HMC629ALP4E SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 EV1HMC427ALP3E 119197-HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ 106815-HMC441LM1 EV1HMC1018ALP4 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1 SKY67159-396EK1 SKY66181-11-EK1 SKY65804-696EK1

