



FEATURES

Two precision 20-bit Σ - Δ ADCs

Programmable ADC conversion rates from 4 Hz to 8000 Hz

On-chip precision voltage reference

Primary ADC

Differential voltage inputs to a 20-bit Σ - Δ ADC

Programmable gain (from 4 to 512)

Digital comparator with accumulator

ADC absolute input voltage range: -200 mV to $+300$ mV

Auxiliary ADC

Flexible input mux for input channel selection

Single-ended voltage input (can be interfaced to an external temperature sensor), internal temperature sensor input, or diagnostic supply input

Microcontroller

Arm Cortex-M3 32-bit processor

16.384 MHz precision oscillator with 1% accuracy

Serial wire download (SWD) port supporting code download and debug

Automotive qualified integrated LIN transceiver

LIN 2.2-compatible slave

SAE J-2602-compatible slave

Low electromagnetic emissions (EME)

High electromagnetic immunity (EMI)

Memory

128 kB Flash/EE memory, ECC

6 kB SRAM, ECC

4 kB data Flash/EE memory, ECC

10,000 cycle Flash/EE endurance

20-year Flash/EE data retention

In circuit download via SWD and LIN

On-chip peripherals: SPI, GPIO port, general-purpose timer, wake-up timer, watchdog timer, and on-chip POR

Power

Operates directly from an external voltage supply, varying from 3.6 V to 18 V

Power consumption, 8 mA typical (16 MHz) at $T_A = -40^\circ\text{C}$ to $+115^\circ\text{C}$

Low power monitor mode

Package and temperature range

6 mm \times 6 mm, 32-lead LFCSP

Fully specified for -40°C to $+115^\circ\text{C}$ operation, additional specifications are available for $+115^\circ\text{C}$ to $+125^\circ\text{C}$ operation

AEC-Q100 qualified for automotive applications

APPLICATIONS

LIN sensor interface for automotive applications

General powertrain, body and chassis sensing

Current and voltage sensing for industrial applications

TABLE OF CONTENTS

Features	1	Applications Information	15
Applications.....	1	Design Guidelines	15
Revision History	2	Power and Ground Recommendations	15
Functional Block Diagram	3	Exposed Pad Thermal Recommendations.....	15
General Description	4	General Recommendations.....	15
Specifications.....	5	Recommended External Components Schematic	15
Absolute Maximum Ratings.....	11	Outline Dimensions	16
ESD Caution.....	11	Ordering Guide	16
Pin Configuration and Function Descriptions.....	12	Automotive Products.....	16
Terminology	14		

REVISION HISTORY

6/2019—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

16346-001

GENERAL DESCRIPTION

The ADuCM300 is a fully integrated, 8 kSPS (8000 Hz conversion rate) data acquisition system that incorporates dual, high performance, Σ - Δ analog-to-digital converters (ADCs), a 32-bit Arm® Cortex®-M3 processor, and microcontroller unit (MCU) subsystem. The ADuCM300 has a 128 kB program Flash/EE, 4 kB data Flash/EE, and 6 kB static random access memory (SRAM).

The ADuCM300 is a complete system solution for external precision sensor voltage measurements in automotive applications. Minimizing external system components, the device can be powered directly from an external voltage supply that varies from 3.6 V to 18 V. On-chip, low dropout (LDO) regulators generate the supply voltages for the integrated digital and analog subsystems.

The analog subsystem consists of two 20-bit Σ - Δ ADCs: a primary ADC and an auxiliary ADC. The primary ADC accepts a differential input and is ideally suited to interface external sensors with low level signal amplitude outputs integrating a low noise, programmable gain amplifier (PGA), and precision, low drift reference. The auxiliary ADC is connected to a flexible input multiplexer and can measure external single-ended sensor input voltages (AIN5/GND_SW), the internal (on-chip) temperature sensor, or monitor the supply voltage connected to AIN4 (see Figure 1).

The ADuCM300 operates from an on-chip, 16.384 MHz, high frequency oscillator that supplies the system clock. This clock is routed through a programmable clock divider from which the core clock operating frequency is generated. The device also contains a 32 kHz oscillator for low power operation.

The ADuCM300 integrates a range of on-chip peripherals that can be configured under core software control as required in the application. These peripherals include a serial peripheral interface (SPI) input/output communication controller, six general-purpose input/output (GPIO) pins, one general-purpose timer, a wake-up timer (WUT), and a watchdog timer (WDT).

The ADuCM300 operates in battery-powered applications where low power operation is critical. The microcontroller core can be configured in normal operating mode, resulting in an overall system current consumption of <18.5 mA when all peripherals are active. The device can also be configured in a number of low power operating modes under direct program control, consuming <100 μ A. The ADuCM300 includes a local interconnect network (LIN) physical interface for single wire, high voltage communications in automotive environments.

The device operates from an external 3.6 V to 18 V (on VDD, Pin 26) voltage supply and is specified over the -40°C to $+115^{\circ}\text{C}$ temperature range, with additional specifications available for the $+115^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ temperature range.

For more information and register details, see the [ADuCM300 Hardware Reference Manual](#).

SPECIFICATIONS

Specifications are valid for VDD = 3.6 V to 18 V, Arm core frequency (f_{CORE}) = 16.384 MHz, clock divider bits = 0, and voltage reference (V_{REF}) = 1.2 V (internal), unless otherwise stated. The device is fully specified for the temperature range of $T_A = -40^\circ\text{C}$ to $+115^\circ\text{C}$.

Parameters specified in the 115°C to 125°C temperature range of operation are functional within this range, but with degraded performance. Typical values noted reflect the approximate parameter mean at $T_A = 25^\circ\text{C}$ under nominal conditions, unless otherwise stated.

Table 1.

Parameter	Test Conditions/Comments	$T_A = -40^\circ\text{C}$ to $+115^\circ\text{C}$			$T_A = 115^\circ\text{C}$ to 125°C^1			Unit
		Min	Typ	Max	Min	Typ	Max	
ADC SPECIFICATIONS								
Conversion Rate ¹	ADC normal operating mode	4		8000				Hz
	ADC low power mode, chop on	1		656				Hz
Primary ADC (AIN0/AIN1 Only)								
No Missing Codes ¹	Valid for all ADC update rates and ADC modes	20						Bits
Total Gain Error ^{1,2,3,4}	Factory calibrated at a gain of 8, normal mode	-0.5	± 0.1	+0.5		± 0.15		%
	Low power mode	-1	± 0.2	± 1				%
Integral Nonlinearity (INL) ^{1,5,6}	ADCFLT = 0x10001, 0x08101, 0x00007	-200	± 10	+200		± 80		ppm of full-scale range (FSR)
Offset Error ^{1,3,4}	Chop off, gain = 4, 8, or 16, external short, after user system calibration at 25°C , 1 LSB = $2.28 \mu\text{V} \div \text{gain}$	-100	± 24	+100				LSBs
	Chop off, gain = 32 or 64, external short, after user system calibration at 25°C , 1 LSB = $2.28 \mu\text{V} \div \text{gain}$	-160	± 48	+160				LSBs
	Chop off, gain = 512, external short, after user system calibration at 25°C , 1 LSB = $2.28 \mu\text{V} \div \text{gain}$	-1400	± 60	+1400				LSBs
	Chop on, external short, low power mode, gain = 64 or 512, processor powered down	-300	± 50	+250		± 250		nV
	Chop on, external short, after user system calibration at 25°C , VDD = 18 V	-1.5		+1.5				μV
Offset Error Drift ^{1,5,7}	Chop off, gains of 4 to 64, normal mode		± 0.48					LSB/ $^\circ\text{C}$
	Chop on		± 5			± 5		nV/ $^\circ\text{C}$
Gain Drift ^{1,8}			± 3			± 3		ppm/ $^\circ\text{C}$
PGA Gain Mismatch Error			± 0.1			± 0.1		%
Output Noise ¹	Register ADC0CON, PGASCALE bits (Bits[11:10]) = 0x3							
	Gain = 64, ADCFLT = 0x08101		0.80			1.2		μV rms
	Gain = 64, ADCFLT = 0x00007		0.75					μV rms
	Gain = 32, ADCFLT = 0x08101		1.00			1.3		μV rms
	Gain = 32, ADCFLT = 0x00007		0.80					μV rms
	Gain = 16, ADCFLT = 0x08101		1.50			2.0		μV rms
	Gain = 16, ADCFLT = 0x00007		1.10					μV rms
	Gain = 8, ADCFLT = 0x08101		2.10			2.5		μV rms
	Gain = 8, ADCFLT = 0x00007		1.60					μV rms
	Gain = 4, ADCFLT = 0x08101		3.40			4.0		μV rms
	Gain = 4, ADCFLT = 0x00007		2.60					μV rms
	Gain = 64, ADCFLT = 0x10001		1.60			1.85		μV rms
	Gain = 32, ADCFLT = 0x10001		1.70			2.0		μV rms
	Gain = 16, ADCFLT = 0x10001		2.00			2.1		μV rms
	Gain = 8, ADCFLT = 0x10001		2.40			3.0		μV rms
	Gain = 4, ADCFLT = 0x10001		4.35			5.0		μV rms
	ADC low power mode, 221 Hz update rate, chop enabled, gain = 64		0.6			0.8		μV rms

Parameter	Test Conditions/Comments	T _A = -40°C to +115°C			T _A = 115°C to 125°C ¹			Unit
		Min	Typ	Max	Min	Typ	Max	
Auxiliary ADC, AIN4 Only ^{1,9}								
No Missing Codes	Valid at all ADC update rates	20						Bits
Total Gain Error ^{3,4,10}	Includes resistor mismatch	-0.25	±0.06	+0.25	±0.1			%
	T _A = -25°C to +65°C	-0.15	±0.03	+0.15				%
INL	From 6 V to 18 V, ADCFLT = 0x10001, 0x08101, 0x00007	-350	±10	+350	±150			ppm of FSR
Offset Error ^{3,4}	Chop off, 1 LSB = 27.4 μV, after two-point calibration	-160	±16	+160				LSB
	Chop on, after two-point calibration, offset measured using a 0 V differential voltage into the ADC voltage (V _{ADC}) auxiliary pins	-16	±4.8	+16	±4.8			LSB
Offset Error Drift ⁷	Chop off		±0.48		±3			LSB/°C
Gain Drift ⁸	Includes resistor mismatch drift		±3					ppm/°C
Output Noise ¹¹	10 Hz update rate, chop on		50					μV rms
	ADCFLT = 0x00007		180					μV rms
	ADCFLT = 0x08101		280		300			μV rms
	ADCFLT = 0x10001		400		470			μV rms
Auxiliary ADC, AIN5 Only ¹								
No Missing Codes	Valid at all ADC update rates	20						Bits
Total Gain Error ^{3,12}		-0.25	±0.06	+0.25	±0.10			%
INL	ADCFLT = 0x10001, 0x08101, 0x00007	-60	±10	+60	±15			ppm of FSR
Offset Error ^{3,12}								
Chop Off	Chop off, 1 LSB = 1.14 μV (unipolar mode), after two-point calibration	-160	±48	+160				LSB
Chop On	Chop on	-80	+16	+80	+16			LSB
Offset Error Drift	Chop off		±0.48		±0.48			LSB/°C
Gain Drift ⁸			3		3			ppm/°C
Output Noise	1 kHz update rate, ADCFLT = 0x00007		7.5		10			μV rms
ADC SPECIFICATIONS, ANALOG INPUT	Register ADC0CON, PGASCALE bits (Bits[11:10]) = 0x3							
Primary ADC ¹								
Absolute Input Voltage Range	Applies to both AIN0 and AIN1	-200		+300				mV
Input Voltage Range ¹³								
	Gain = 4, limited by absolute input voltage range		±300					mV
	Gain = 8		±150					mV
	Gain = 32		±37.5					mV
	Gain = 512		±2.3					mV
Input Leakage Current ¹⁴		-3		+3	±0.2			nA
Input Offset Current ¹⁴			0.2	0.8	0.4			nA
Auxiliary ADC, AIN4 Only								
Absolute Input Voltage Range ¹	Voltage ADC specifications valid in this range	6		18				V
Input Voltage Range ¹			0 to 28.8					V
Input Current	AIN4 = 18 V	5	9	13	11			μA

Parameter	Test Conditions/Comments	T _A = -40°C to +115°C			T _A = 115°C to 125°C ¹			Unit
		Min	Typ	Max	Min	Typ	Max	
Auxiliary ADC, AIN5 Only	VREF = AVDD18 and GND_SW							
Absolute Input Voltage Range ^{1, 15}		100		1500				mV
Input Voltage Range ¹			0 to 1.4					V
Input Current ¹			2.5	10		3.5		nA
VOLTAGE REFERENCE								
Internal Reference			1.2			1.2		V
Power-Up Time ¹			0.5			0.5		ms
Initial Accuracy ¹	Measured at T _A = 25°C	-0.15		+0.15				%
Temperature Coefficient ^{1, 16}		-20	±5	+20		±8		ppm/°C
Long-Term Stability ^{17, 18}			100					ppm/1000 hours
ADC DIAGNOSTICS								
AVDD18 ÷ 136 Accuracy ^{1, 5, 19}	At any gain setting	12		14				mV
Voltage Attenuator Current Source Accuracy	Differential voltage increases on the attenuator when current on	2.4		3.2		2.8		V
RESISTIVE ATTENUATOR								
Divider Ratio			24					
Resistor Mismatch Drift	Implicit in the auxiliary ADC total gain error specification		±3					ppm/°C
ADC GROUND SWITCH								
Resistor to Ground		45	60	75				kΩ
TEMPERATURE SENSOR ^{1, 20}	Processor in hibernate mode							
Accuracy	T _A = -25°C to +85°C	-3	±1	+3	-3.5	±1	+3.5	°C
	T _A = -25°C to +85°C	-2.5	±0.5	+2.5				°C
	T _A = -10°C to +55°C	-2	±0.5	+2				°C
POWER-ON RESET (POR) ¹	Refers to voltage at the VDD pin							
Trip Level		2.8	3.1	3.4		3.3		V
Hysteresis			0.1					V
LOW VOLTAGE FLAG								
Low Voltage Flag Level	Refers to voltage at the VDD pin	2.6	2.75	3.00				V
WDT								
Shortest Timeout Period	32,768 Hz clock with a prescaler of 1		30.5			30.5		μs
Longest Timeout Period	32,768 Hz clock with a prescaler of 4096		8192					sec
FLASH/EE MEMORY								
Program Flash Size			128					kB
Data Flash Size			4					kB
Endurance ²¹		10,000						Cycles
Data Retention ²²		20						Years
LOGIC INPUTS ¹								
Input Voltage								
Low (V _{INL})				0.4				V
High (V _{INH})		2.0						V
LOGIC OUTPUTS ¹	All logic outputs, measured with ±1 mA load							
Output Voltage								
High (V _{OH})		33VDD - 0.4						V
Low (V _{OL})				0.4				V

Parameter	Test Conditions/Comments	T _A = -40°C to +115°C			T _A = 115°C to 125°C ¹			Unit
		Min	Typ	Max	Min	Typ	Max	
DIGITAL INPUTS ¹	All digital inputs except RESET, SWDIO, and SWCLK							
Input Current (Leakage Current)								
Logic 1	V _{INH} = 3.3 V	-10	±1	+10				μA
Logic 0	V _{INL} = 0 V	-10	±1	+10				μA
Input Capacitance			10					pF
ON-CHIP OSCILLATORS								
Low Frequency Oscillator Accuracy			32,768					Hz
	After a calibration from high frequency oscillator	-6	±5	+6				%
High Frequency Oscillator Accuracy			16.384					MHz
LINCAL ^{1, 23}		-0.7	±0.5	+0.75				%
High Precision Mode		-1		+1				%
Low Precision Mode		-3		+3				%
PROCESSOR START-UP TIME ¹								
At Power-On	Includes kernel power-on execution time, VDD drops to <0.8 V		18					ms
Brownout	VDD drops below POR voltage but not below 0.8 V		1.15					ms
After Reset Event Wake-Up from LIN	Includes kernel power-on execution time		1.25					ms
			0.15					ms
LIN INPUT/OUTPUT GENERAL ¹								
Baud Rate		1000		20,000				Bits/sec
VDD	Supply voltage range for which the LIN interface is functional	7		18				V
LIN Comparator Response Time			38	90				μs
LIN DC PARAMETERS								
Current Limit for Driver when LIN Bus is in Dominant State (I _{LIN_DOM_MAX})	VBAT = VBAT (maximum)	40		200				mA
Driver Off (I _{LIN_PAS_REC}) ¹	7.0 V < voltage of LIN bus (V _{BUS}) < 18 V, VDD = input leakage voltage (V _{LIN}) - 0.7 V			20				μA
Input Leakage Current at Receiver (I _{LIN_PAS_DOM}) ¹	V _{LIN} = 0 V, VBAT = 12 V, driver off	-1						mA
Control Unit Disconnected from Ground (I _{LIN_NO_GND}) ^{1, 24}	Ground = VDD, 0 V < V _{LIN} < 18 V, VBAT = 12 V	-1		+1				mA
VBAT Disconnected (I _{BUS_NO_BAT}) ¹	VDD = ground, 0 V < V _{BUS} < 18 V			30				μA
LIN Receiver Dominant State (V _{LIN_DOM}) ¹	VDD > 7.0 V			0.4 × VDD				V
LIN Receiver Recessive State (V _{LIN_REC}) ¹	VDD > 7.0 V	0.6 × VDD						V
LIN Receiver Threshold Center (V _{LIN_CNT}) ¹	V _{LIN_CNT} = (receiver threshold of recessive to dominant bus edge (V _{TH_DOM}) + receiver threshold of dominant to recessive bus edge (V _{TH_REC}))/2, VDD > 7.0 V	0.475 × VDD	0.5 × VDD	0.525 × VDD				V

Parameter	Test Conditions/Comments	T _A = -40°C to +115°C			T _A = 115°C to 125°C ¹			Unit
		Min	Typ	Max	Min	Typ	Max	
LIN Receiver Threshold Hysteresis (V _{HYS}) ¹	V _{HYS} = V _{TH_REC} - V _{TH_DOM}			0.175 × VDD				V
LIN Dominant Output Voltage with Supply Voltage Low (V _{LIN_DOM_DRV_LOSUP}) ¹	VDD = 7.0 V							
Load Resistance (R _L) = 500 Ω				1.2				V
R _L = 1000 Ω		0.6						V
LIN Dominant Output Voltage with Supply Voltage High (V _{LIN_DOM_DRV_HISUP}) ¹	VDD = 18 V							
R _L = 500 Ω				2				V
R _L = 1000 Ω		0.8						V
LIN Recessive Output Voltage (V _{LIN_RECESSIVE}) ¹		0.8 × VDD						V
VBAT Shift ^{1,24}		0		0.115 × VDD				V
Ground Shift ^{1,24}		0		0.115 × VDD				V
Slave Termination Resistance (R _{SLAVE})		20	30	47	30			kΩ
Voltage Drop at the Serial Diode (V _{SERIAL_DIODE}) ¹		0.4	0.7	1				V
LIN AC PARAMETERS ¹	Bus load conditions (bus capacitance (C _{BUS}) bus resistance (R _{BUS}): 1 nF 1 kΩ or 6.8 nF 660 Ω or 10 nF 500 Ω							
Duty Cycle 1 (D1)	Threshold recessive maximum (TH _{REC(MAX)}) = 0.744 × VBAT, threshold dominant maximum (TH _{DOM(MAX)}) = 0.581 × VBAT, supply voltage at transceiver (V _{SUP}) = 7.0 V to 18 V, time of one bit on the LIN bus (t _{BIT}) = 50 μs, D1 = minimum time for a bus recessive signal (t _{BUS_REC(MIN)})/(2 × t _{BIT})	0.396						
Duty Cycle 2 (D2)	Threshold recessive minimum (TH _{REC(MIN)}) = 0.284 × VBAT, threshold dominant minimum (TH _{DOM(MIN)}) = 0.422 × VBAT, V _{SUP} = 7.0 V to 18 V, t _{BIT} = 50 μs, D2 = maximum time for a bus recessive signal (t _{BUS_REC(MAX)})/(2 × t _{BIT})			0.581				
Duty Cycle 3 (D3) ²⁴	TH _{REC(MAX)} = 0.778 × VBAT, TH _{DOM(MAX)} = 0.616 × VBAT, VDD = 7.0 V to 18 V, t _{BIT} = 96 μs, D3 = t _{BUS_REC(MIN)} /(2 × t _{BIT})	0.417						
Duty Cycle 4 (D4) ²⁴	TH _{REC(MIN)} = 0.389 × VBAT, TH _{DOM(MIN)} = 0.251 × VBAT, VDD = 7.0 V to 18 V, t _{BIT} = 96 μs, D4 = t _{BUS_REC(MAX)} /(2 × t _{BIT})			0.590				
Propagation Delay of Receiver (t _{RX_PD}) ²⁴				6				μs
Symmetry of Receiver Propagation Delay Rising Edge (t _{RX_SYM}) ²⁴	With respect to falling edge (t _{RX_SYM} = propagation delay rising edge (t _{RX_PDR}) - propagation delay falling edge (t _{RX_PDF}))	-2		+2				μs
V _{HYS} ¹	V _{HYS} = V _{TH_REC} - V _{TH_DOM}			0.175 × VDD				V
V _{LIN_DOM_DRV_LOSUP} ¹	VDD = 7.0 V							

Parameter	Test Conditions/Comments	T _A = -40°C to +115°C			T _A = 115°C to 125°C ¹			Unit
		Min	Typ	Max	Min	Typ	Max	
POWER CONSUMPTION								
Supply Current (I _{DD}) Processor, Normal Mode ²⁵	Clock Divider 0 (CD0) (peripheral clock (PCLK) = 16 MHz), 16 MHz, 1% mode, ADCs off, reference buffer off, executing code from program flash		8	17				mA
	Clock Divider 1 (CD1) (PCLK = 8 MHz), 16 MHz, 1% mode, ADCs off, reference buffer off, executing code from program flash		6					mA
	CD0 (PCLK = 16 MHz), 16 MHz, 1% mode, ADCs on, reference buffer on, executing code from program flash		9.5	18.5				mA
I _{DD} Processor Powered Down	Precision oscillator off, ADC off, external LIN master pull-up resistor present, measured with wake-up and watchdog timers clocked from low power oscillator, maximum value at 105°C, and VDD = 18 V		60	100		120		μA
	Precision oscillator off, ADC off, external LIN master pull-up resistor present, measured with wake-up and watchdog timers clocked from low power oscillator, maximum value at 125°C, and VDD = 18 V						126	μA
I _{DD} LIN			500					μA
I _{DD} Primary ADC	Gain = 4, 8, or 16		700					μA
	Gain = 32 or 64		800					μA
	Low power mode, gain = 64		350					μA
I _{DD} Auxiliary ADC (AIN5)			550					μA
I _{DD} Internal Reference (1.2 V)			150					μA
I _{DD} High Frequency Oscillator	Reduction from 1% to 3% mode		50					μA

¹ Not guaranteed by production test but by design and/or characterization data at production release.

² Includes internal reference temperature drift.

³ These specifications include temperature drift.

⁴ A user system calibration removes this error at a given temperature (and at a given gain for the primary ADC).

⁵ Valid for PGA primary ADC gain settings of 4, 8, 16, 32, and 64.

⁶ System chopping enabled.

⁷ The offset error drift is included in the offset error. This typical specification is an indicator of the offset error due to temperature drift. This typical value is the mean of the temperature drift characterization data distribution.

⁸ The gain drift is included in the total gain error. This typical specification is an indicator of the gain error due to the temperature drift in the ADC. This typical value is the mean of the temperature drift characterization data distribution.

⁹ Voltage channel specifications include resistive attenuator input stage, unless otherwise stated.

¹⁰ Includes internal reference temperature drift.

¹¹ Output noise is referred to the voltage attenuator input. For example, at an ADC data output frequency (f_{ADC}) = 1 kHz, the typical output noise at the ADC input is 7.5 μV and scaling by the attenuator (24) yields the input referred noise figures.

¹² Valid after an initial self calibration.

¹³ It is possible to extend the ADC input voltage range by up to 10% by modifying the factory set value of the gain calibration register or by using system calibration. This approach can also be used to reduce the ADC input range (LSB size).

¹⁴ Valid for a differential input of < 10 mV.

¹⁵ The absolute value of the voltage of AIN5 and GND_SW must be 100 mV (minimum) for accurate operation of the temperature analog-to-digital converter (T_{ADC}).

¹⁶ Measured using box method.

¹⁷ The long-term stability specification is accelerated and noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.

¹⁸ Based on results from high temperature operating life at 125°C for 1000 hours and electrical test performed at -40°C, +25°C and +115°C.

¹⁹ Valid after an initial self gain calibration.

²⁰ Die temperature.

²¹ Endurance is qualified to 10,000 cycles, as per JEDEC Standard 22, Method A117, and measured at -40°C, +25°C, and +115°C. Typical endurance at 25°C is 100,000 cycles.

²² Data retention lifetime equivalent at junction temperature (T_j) = 85°C, as per JEDEC Standard 22 Method A117. Data retention lifetime derates with junction temperature.

²³ Measured with LIN communication active.

²⁴ Not production tested but are supported by LIN compliance testing.

²⁵ Typical additional supply current consumed during Flash/EE memory programming is 3 mA, and typical additional supply current consumed during erase cycles is 1 mA.

ABSOLUTE MAXIMUM RATINGS

The ADuCM300 operates directly from a variable 3.6 V to 18 V voltage supply and is fully specified over the -40°C to $+115^{\circ}\text{C}$ temperature range, unless otherwise noted.

Table 2.

Parameter	Rating
AGND to DGND to VSS to IO_VSS	$-0.3\text{ V to }+0.3\text{ V}$
AIN4 to AGND	$-22\text{ V to }+40\text{ V}$
VDD to VSS	$-0.3\text{ V to }+40\text{ V}$
LIN to IO_VSS	$-18\text{ V to }+40\text{ V}$
Digital Input/Output Voltage to DGND	$-0.3\text{ V to DVDD33} + 0.3\text{ V}$
ADC Inputs to AGND	$-0.3\text{ V to AVDD18} + 0.3\text{ V}$
ESD (Human Body Model) Rating HBM-ADI0082 (Based on ANSI/ESD STM5.1-2007)	
All Pins Except LIN and AIN4	$\pm 2.0\text{ kV}$
LIN	$\pm 6\text{ kV}$
AIN4	$\pm 4\text{ kV}$
IEC 61000-4-2 LIN and AIN4	$\pm 8\text{ kV}$
Storage Temperature Range	$-55^{\circ}\text{C to }+150^{\circ}\text{C}$
Junction Temperature (T_j)	
Transient	150°C
Continuous	130°C
Lead Temperature	
Soldering Reflow ¹	260°C
Lifetime ²	
Normal Mode	480 hours at -40°C 1600 hours at 23°C 5200 hours at 60°C 640 hours at 85°C 80 hours at 105°C
Standby Mode	12,648 hours at -40°C 60,000 hours at 25°C 50,000 hours at 50°C

¹ JEDEC Standard J-STD-020.

² Using an activation energy of 0.7 eV, verified using high temperature operating life at 125°C for 1000 hours.


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. DNC = DO NOT CONNECT. THIS PIN IS INTERNALLY CONNECTED. THEREFORE, DO NOT EXTERNALLY CONNECT TO THIS PIN.
 2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDERED TO GROUND FOR THERMAL REASONS.

16346-002

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Type	Description
1	RESET	Input	Reset Input. Active low. This pin has an internal pull-up resistor connected to 33VDD.
2	SWDIO	Input/output	Arm Cortex-M3 Debug Data Input and Output Channel. At power-on, this output pin is disabled and pulled high via an internal pull-up resistor. Leave this pin disconnected when not in use.
3	SWCLK	Input	Arm Cortex-M3 Debug Clock Input. This pin is an input only and has an internal pull-up resistor. Leave this pin disconnected when not in use.
4	GPIO0/ CS/LIN_RX	Input/output	General-Purpose Input/Output 0 (GPIO0). By default, this pin is configured as an input. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected. Chip Select (CS). When configured, this pin operates the SPI chip select input. Local Interconnect Network Receiver (LIN_RX). This pin can be configured as the receiver pin for LIN frames in external transceiver mode.
5	GPIO1/SCLK/ LIN_TX	Input/output	General-Purpose Input/Output 1 (GPIO1). By default, this pin is configured as an input. In external mode, the kernel uses this pin. See the ADuCM300 Hardware Reference Manual for more information. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected. Serial Clock Input (SCLK). When configured, this pin operates the SPI serial clock input. Local Interconnect Network Transmitter (LIN_TX). This pin can be configured as the transmitter pin for LIN frames in external transceiver mode.
6	GPIO2/MISO	Input/output	General-Purpose Input/Output 2 (GPIO2). By default, this pin is configured as an input. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected. Master Input/Slave Output (MISO). When configured, this pin also operates the SPI master input/slave output.
7	GPIO3/IRQ0/ MOSI/LC_TX/ LIN_TX	Input/output	General-Purpose Input/Output 3 (GPIO3). By default, this pin is configured as an input. In external mode, the kernel uses this pin. See the ADuCM300 Hardware Reference Manual for more information. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected. Interrupt Request (IRQ0). This pin can be configured as External Interrupt Request 0. Master Output/Slave Input (MOSI). This pin can be configured as an SPI master output/slave input pin. LIN Conformance Transmitter (LC_TX). This pin can be connected to the LIN physical transmitter for LIN conformance testing. Local Interconnect Network Transmitter (LIN_TX). This pin can also be connected as the transmitter pin for LIN frames in external transceiver mode.

Pin No.	Mnemonic	Type	Description
8	GPIO4/IRQ1/ LC_RX/ECLKIN/ LIN_RX	Input/output	<p>General-Purpose Input/Output 4 (GPIO4). By default, this pin is configured as an input. In external mode, the kernel uses this pin. See the ADuCM300 Hardware Reference Manual for more information. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected.</p> <p>Interrupt Request (IRQ1). This pin can be configured as External Interrupt Request 1.</p> <p>LIN Conformance Receiver (LC_RX). This pin can be connected to the LIN physical receiver for LIN conformance testing.</p> <p>External Clock (ECLKIN). This pin can be configured as the external clock input.</p> <p>Local Interconnect Network Receiver (LIN_RX). This pin can be configured as the receiving pin for LIN frames in external transceiver mode.</p>
9	GND_SW	Input	Switch to Internal Analog Ground Reference. This pin is the negative input for the external temperature channel.
10	AIN5	Input	Single-Ended Voltage Input for the Primary ADC. This pin can also interface with an external temperature sensor.
11	AIN2	Supply	Auxiliary Positive Differential Input for the Primary ADC. Connect this pin to AGND.
12	AIN0	Input	Positive Differential Input for Primary ADC.
13	AIN1	Input	Negative Differential Input for Primary ADC.
14	AIN3	Supply	Auxiliary Negative Differential Input for the Primary ADC. Connect this pin to AGND.
15	AIN6	Supply	Auxiliary Positive Differential Input for the Auxiliary ADC. Connect this pin to AGND.
16	AIN7	Supply	Auxiliary Negative Differential Input for the Auxiliary ADC. Connect this pin to AGND.
17	VREF	Supply	Voltage Reference Pin. Connect this pin via a 0.47 μ F capacitor to ground. This pin can also be used to input an external voltage reference. This pin cannot be used to supply an external circuit.
18	AGND	Supply	Ground Reference for On-Chip Precision Analog Circuits.
19	AVDD18	Supply	Supply from Analog LDO. Do not connect this pin to an external circuit. Using the 1.8 V or 3.3 V supply to power an external circuit can have POR, electromagnetic compatibility (EMC), and self heating implications. Device evaluation and testing completed without an external load attached.
20	33VDD	Supply	3.3 V Supply Input. Connect to Pin 21 (DVDD33). Do not connect this pin to an external circuit. Using the 1.8 V or 3.3 V supply to power an external circuit can have POR, EMC, and self heating implications. Device evaluation and testing completed without an external load attached.
21	DVDD33	Supply	3.3 V Regulated Supply Input. Connect to Pin 20 (33VDD). Do not connect this pin to an external circuit. Using the 1.8 V or 3.3 V supply to power an external circuit can have POR, EMC, and self heating implications. Device evaluation and testing completed without an external load attached.
22	DVDD18	Supply	1.8 V Supply. Do not connect this pin to an external circuit. Using the 1.8 V or 3.3 V supply to power an external circuit can have POR, EMC, and self heating implications. Device evaluation and testing completed without an external load attached.
23, 25, 31	DGND	Supply	Ground Reference for On-Chip Digital Circuits.
24	DNC		Do Not Connect. This pin is internally connected. Therefore, do not externally connect to this pin.
26	VDD	Supply	Battery Power Supply for On-Chip Regulator.
27	AIN4	Supply	12 V Supply Monitor.
28	LIN	Input/output	LIN Physical Interface Input/Output.
29	IO_VSS	Supply	Ground Reference for the LIN Pin.
30	VSS	Supply	Ground Reference for the Internal Voltage Regulators.
32	GPIO5/ LC_TX/LIN_TX	Input/output	<p>General-Purpose Input/Output 5 (GPIO5). By default, this pin is configured as an input. In external mode, the kernel uses this pin. See the ADuCM300 Hardware Reference Manual for more information. The pin has an internal 25 kΩ pull-up resistor connected to 33VDD. When not in use, leave this pin disconnected.</p> <p>LIN Conformance Transmitter (LC_TX). This pin can be connected to the LIN physical transmitter for LIN conformance testing.</p> <p>Local Interconnect Network Transmitter (LIN_TX). This pin can be configured as the transmitter pin for LIN frames in external transceiver mode.</p>
	EPAD		Exposed Pad. It is recommended that the exposed pad be soldered to ground for thermal reasons.

TERMINOLOGY

Conversion Rate

The conversion rate specifies the rate at which an output result is available from the ADC after the ADC has settled.

The Σ - Δ conversion techniques used on this device means that although the ADC front-end signal is oversampled at a relatively high sample rate, a subsequent digital filter is used to decimate the output, giving a valid 20-bit data conversion result at output rates from 4 Hz to 8 kHz.

Note that when the software switches from one input to another (on the same ADC), the digital filter must first be cleared and then allowed to average a new result. Depending on the configuration of the ADC and the type of filter, this averaging can require multiple conversion cycles.

Integral Nonlinearity

INL is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale (0.5 LSB below the first code transition) and full scale (0.5 LSB above the last code transition, 111...110 to 111...111). The error is expressed as ppm of FSR.

Positive INL is defined as the deviation from a straight line through 0.5 LSB above midscale code transition to 0.5 LSB above the last code transition.

Negative INL is defined as the deviation from a straight line from 0.5 LSB below the first code transition to 0.5 LSB above the midscale code transition.

No Missing Codes

No missing codes is a measure of the differential nonlinearity of the ADC. The error is expressed in bits and specifies the number of codes (ADC results) as 2^N bits, where N = no missing codes, guaranteed to occur through the full ADC input range.

Offset Error

Offset error is the deviation of the first code transition ADC input voltage from the ideal first code transition.

Offset Error Drift

Offset error drift is the variation in absolute offset error with respect to temperature. This error is expressed as LSB/°C or nV/°C.

Gain Error

Gain error is a measure of the span error of the ADC. It is a measure of the difference between the measured and the ideal span between any two points in the transfer function.

Output Noise

The output noise is specified as the standard deviation (or $1 \times \Sigma$) of ADC output codes distribution collected when the ADC input voltage is at a dc voltage. The output noise is expressed as $\mu\text{V rms}$ or nV rms . The output, or rms noise, is used to calculate the effective resolution of the ADC as defined by the following equation:


$$\text{Effective Resolution} = \log_2(\text{Full-Scale Range}/\text{RMS Noise})$$

The peak-to-peak noise is defined as the deviation of codes that fall within $6.6 \times \Sigma$ of the distribution of ADC output codes collected when the ADC input voltage is at dc. The peak-to-peak noise is therefore calculated as $6.6 \times$ the rms noise.

The peak-to-peak noise can be used to calculate the ADC (noise free, code) resolution for which there is no code flicker within a $6.6 \times \Sigma$ limit as defined by the following equation:

$$\text{Noise Free Code Resolution} = \log_2(\text{Full-Scale Range}/\text{Peak-to-Peak Noise})$$

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-7

Figure 4. 32-Lead Lead Frame Chip Scale Package [LFCSP]
6 mm × 6 mm Body and 0.95 mm Package Height
(CP-32-15)

Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Program Flash/ Data Flash/SRAM	Package Description	Package Option
ADuCM300WBCPZ EVAL-ADuCM300QSPZ	-40°C to +115°C	128 kB/4 kB/6 kB	32-Lead Lead Frame Chip Scale Package [LFCSP] Socketed Evaluation Board with Switches and LEDs	CP-32-15

¹ Z = RoHS Compliant Part.

² W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The ADuCM300W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [ARM Microcontrollers - MCU category](#):

Click to view products by [Analog Devices manufacturer](#):

Other Similar products are found below :

[R7FS3A77C2A01CLK#AC1](#) [CP8363AT](#) [MB96F119RBPMC-GSE1](#) [MB9BF122LPMC1-G-JNE2](#) [MB9BF122LPMC-G-JNE2](#)
[MB9BF128SAPMC-GE2](#) [MB9BF218TBGL-GE1](#) [MB9BF529TBGL-GE1](#) [26-21/R6C-AT1V2B/CT](#) [5962-8506403MQA](#)
[MB9AF342MAPMC-G-JNE2](#) [MB96F001YBPMC1-GSE1](#) [MB9BF121KPMC-G-JNE2](#) [VA10800-D000003PCA](#) [CP8547AT](#)
[CY9AF156NPMC-G-JNE2](#) [MB9BF104NAPMC-G-JNE1](#) [CY8C4724FNI-S402T](#) [ADUCM410BCBZ-RL7](#) [ADUCM410BBCZ-RL7](#)
[GD32f303RGT6](#) [NHS3152UK/A1Z](#) [MK26FN2M0CAC18R](#) [EFM32TG230F32-D-QFN64](#) [EFM32TG232F32-D-QFP64](#) [EFM32TG825F32-D-](#)
[BGA48](#) [MB9AFB44NBBGL-GE1](#) [MB9BF304RBPMC-G-JNE2](#) [MB9BF416RPMC-G-JNE2](#) [MB9AF155MABGL-GE1](#) [MB9BF306RBPMC-](#)
[G-JNE2](#) [MB9BF618TBGL-GE1](#) [MK20DX64VFT5](#) [MK51DN256CMD10](#) [MK51DX128CMC7](#) [LPC1754FBD80](#) [STM32F030K6T6TR](#)
[STM32L073VBT6](#) [AT91SAM7L64-CU](#) [ATSAM3N0AA-MU](#) [ATSAM3N0CA-CU](#) [ATSAM3SD8BA-MU](#) [ATSAM4LC2BA-UUR](#)
[ATSAM4LC4BA-MU](#) [ADuC7023BCPZ62I-R7](#) [ATSAM4LS4CA-CFU](#) [STR711FR0T6](#) [XMC1302Q040X0200ABXUMA1](#)
[STM32L431RCT6](#) [ADUCM3027BCPZ-R7](#)