## Data Sheet

## FEATURES

Isolated high-side and low-side outputs
High side or low side relative to input: $\pm 700$ V PEAK
High-side/low-side differential: 700 Vpeak

### 0.1 A peak output current

High frequency operation: 5 MHz maximum
High common-mode transient immunity: > $75 \mathrm{kV} / \mu \mathrm{s}$
High temperature operation: $105^{\circ} \mathrm{C}$
Wide body, 16-lead SOIC
Safety and regulatory approvals
UL recognition
2500 V rms for 1 minute per UL 1577
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
$V_{\text {IORM }}=560 \mathrm{~V}$ peak

## APPLICATIONS

Isolated IGBT/MOSFET gate drives
Plasma displays
Industrial inverters
Switching power supplies

## GENERAL DESCRIPTION

The ADuM1233 ${ }^{1}$ is an isolated, half-bridge gate driver that uses the Analog Devices, Inc., iCoupler technology to provide independent and isolated high-side and low-side outputs. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to optocoupler-based solutions.

By avoiding the use of LEDs and photodiodes, this iCoupler gate drive device is able to provide precision timing characteristics not possible with optocouplers. Furthermore, the reliability and performance stability problems associated with optocoupler LEDs are avoided.

In comparison to gate drivers that use high voltage level translation methodologies, the ADuM1233 offers the benefit of true, galvanic isolation between the input and each output. Each output can be operated up to $\pm 700$ V VEAK relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high side and low side can be as high as 700 V peak. $^{\text {. }}$
As a result, the ADuM1233 provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.


Figure 1.

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Package Characteristics . .....  4
Regulatory Information .....  4
Insulation and Safety-Related Specifications .....  4
REVISION HISTORY
8/12—Rev. B to Rev. C
Changes to Features Section ..... 1
Created Hyperlink for Safety and Regulatory Approvals Entry in Features Section ..... 1
Changed IC Junction-to-Ambient Thermal Resistance
Parameter in Table 2 .....  4
Changes to Table 3 and Table 4 ..... 4
Added DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics Section. .....  5
Added Table 5 and Figure 2; Renumbered Sequentially ..... 5
Updated Outline Dimensions ..... 11
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics .....  5
Recommended Operating Conditions .....  5
Absolute Maximum Ratings .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Typical Perfomance Characteristics .....  8
Applications Information .....  9
Common-Mode Transient Immunity .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11
12/07-Rev. A to Rev. B
Changes to Note 1 .....  1
Change to Minimum Pulse Width .....  3
4/07-Rev. Sp0: Rev. A
Changes to Figure 1 .....  1
Changes to Figure 7 ..... 7
Updated Outline Dimensions ..... 10
7/06—Revision Sp0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDI}} \leq 5.5 \mathrm{~V}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDA}} \leq 18 \mathrm{~V}$, and $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDB}} \leq 18 \mathrm{~V}$. All minimum/ maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDI}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDA}}=15 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DDB}}=15 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current (VD1 Pins) |  |  |  |  |  |  |
| Quiescent | IDDI(Q) |  | 3.0 | 4.2 | mA |  |
| 10 Mbps | IDDI(10) |  | 6.0 | 9.0 | mA |  |
| Output Supply Current ( $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB }}$ Pins) |  |  |  |  |  |  |
| Quiescent | $\mathrm{I}_{\mathrm{DDA}(0)}, \mathrm{I}_{\mathrm{DBB}(0)}$ |  | 0.3 | 1.2 | mA |  |
| 10 Mbps | $\mathrm{ImDA}^{\text {(1) }}$, $\mathrm{IDDB}^{\text {(10) }}$ |  | 16 | 22 | mA | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| Input Currents | $\mathrm{IIA}^{\text {, }}$ IIB, I IIIsable | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{\text {DISABLE }} \leq \mathrm{V}_{\text {DD } 1}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |  |
| Logic High Output Voltages | Vоан, Vовн | $\begin{aligned} & V_{D D A}-0.1, \\ & V_{D D B}-0.1 \end{aligned}$ | $V_{\text {dDA }}, V_{\text {dib }}$ |  | V | $\mathrm{I}_{\text {OA, }} \mathrm{I}_{\text {Ob }}=-1 \mathrm{~mA}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl }}$ |  |  | 0.1 | V | $\mathrm{I}_{\mathrm{OA},} \mathrm{I}_{\mathrm{OB}}=+1 \mathrm{~mA}$ |
| Output Short-Circuit Pulsed Current ${ }^{1}$ |  | 100 |  |  | mA |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 80 | ns |  |
| Maximum Switching Frequency ${ }^{3}$ |  | 10 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | tPHL, tPLH | 97 | 124 | 160 | ns |  |
| Change vs. Temperature |  |  | 100 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse Width Distortion, $\left\|t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|$ | PWD |  |  | 8 | ns |  |
| Channel-to-Channel Matching, Rising or Falling Edges ${ }^{5}$ |  |  |  | 5 | ns |  |
| Channel-to-Channel Matching, Rising vs. Falling Edges ${ }^{6}$ |  |  |  | 13 | ns |  |
| Part-to-Part Matching, Rising or Falling Edges ${ }^{7}$ |  |  |  | 55 | ns | Input $\mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns}$ |
| Part-to-Part Matching, Rising vs. Falling Edges ${ }^{8}$ |  |  |  | 63 | ns | Input $\mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns}$ |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  |  | 25 | ns |  |

[^0]
## PACKAGE CHARACTERISTICS

Table 2.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input-to-Output) ${ }^{1}$ | $\mathrm{R}_{1-\mathrm{O}}$ | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ |  | 2.0 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{I}}$ | 4.0 |  | pF |  |
| IC Junction-to-Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ |  | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

${ }^{1}$ The device is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

## REGULATORY INFORMATION

The ADuM1233 is approved by the organizations listed in Table 3.
Table 3.

| UL | VDE |
| :--- | :--- |
| Recognized Under 1577 Component Recognition Program $^{1}$ | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12² |
| Single/Basic 2500 V rms Isolation Voltage | Reinforced insulation, 560 V peak |
| File E214100 | File 2471900-4880-0001 |

${ }^{1}$ In accordance with UL 1577, each ADuM1233 is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ). ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM1233 is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk $\left(^{*}\right)$ marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 2500 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(I02) | 3.5 min | mm | Measured from input terminals to output terminals, <br> shortest distance through air |
| Minimum External Tracking (Creepage) |  | Measured from input terminals to output terminals, <br> shortest distance path along body |  |  |
| Minimum Internal Gap (Internal Clearance) | 0.017 min | mm | Insulation distance through insulation |  |
| Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | CTI | $>175$ | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk $\left(^{*}\right.$ ) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 5.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to \|l |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }(m),} 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A |  |  |  |  |
| After Environmental Tests Subgroup 1 | $\mathrm{V}_{\text {IORM }} \times 1.5=\mathrm{V}_{\text {pd(m) }}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 896 | $\checkmark$ peak |
| After Input and/or Safety Tests Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd(m) }}, \mathrm{t}_{\mathrm{ini}}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | Vוотм | 4000 | $\checkmark$ peak |
| Surge Isolation Voltage | $V$ peak $=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIosm | 4000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 2) |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Safety Total Dissipated Power |  | Ps | 1 | W |
| Insulation Resistance at $\mathrm{T}_{\text {s }}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 2. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 6.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Input Supply Voltage ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}$ | 4.5 | 5.5 | V |
| Output Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DDA}}$ | 12 | 18 | V |
|  | V DDB |  |  |  |
| Input Signal Rise and Fall Times <br> Common-Mode Transient <br> Immunity |  |  | 100 | ns |
| $\quad$ Input-to-Output ${ }^{2}$ |  |  |  |  |
| $\quad$ Between Outputs ${ }^{2}$ |  | -75 | +75 | $\mathrm{kV} / \mu \mathrm{s}$ |
| Transient Immunity, Supply <br> Voltages $^{2}$ |  | -75 | +75 | $\mathrm{kV} / \mu \mathrm{s}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 7.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\mathrm{ST}}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Input Supply Voltage ${ }^{1}\left(\mathrm{~V}_{\mathrm{DD1}}\right)$ | -0.5 V to +7.0 V |
| Output Supply Voltage ${ }^{1}$ (VDDA, $\mathrm{V}_{\text {DDB }}$ ) | -0.5 V to +27 V |
| Input Voltage ${ }^{1}\left(\mathrm{~V}_{1 A}, \mathrm{~V}_{1 B}\right)$ | -0.5 V to $\mathrm{V}_{\text {DII }}+0.5 \mathrm{~V}$ |
| Output Voltage ${ }^{1}$ |  |
| $V_{\text {OA }}$ | -0.5 V to $\mathrm{V}_{\text {DDA }}+0.5 \mathrm{~V}$ |
| $V_{\text {ов }}$ | -0.5 V to $\mathrm{V}_{\text {DDB }}+0.5 \mathrm{~V}$ |
| Input-to-Output Voltage ${ }^{2}$ | $-700 \mathrm{~V}_{\text {Peak }}$ to $+700 \mathrm{~V}_{\text {peak }}$ |
| Output Differential Voltage ${ }^{3}$ | $+700 \mathrm{~V}_{\text {PEAK }}$ |
| Output DC Current (loa, $\mathrm{l}_{\text {OB }}$ ) | -20 mA to +20 mA |
| Common-Mode Transients ${ }^{4}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Input-to-output voltage is defined as $\mathrm{GND}_{\mathrm{A}}-\mathrm{GND}_{1}$ or $\mathrm{GND}_{B}-\mathrm{GND}_{1}$.
${ }^{3}$ Output differential voltage is defined as $\mathrm{GND}_{\mathrm{A}}-\mathrm{GND}_{\mathrm{B}}$.
${ }^{4}$ Refers to common-mode transients across any insulation barrier. Commonmode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{IA}}$ | Logic Input A. |
| 2 | $\mathrm{~V}_{\mathrm{IB}}$ | Logic Input B. |
| $3,8^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}$ | Input Supply Voltage, 4.5 V to 5.5 V. |
| 4 | $\mathrm{GND}_{1}$ | Ground Reference for Input Logic Signals. |
| 5 | DISABLE | Input Disable. Disables the isolator inputs and refresh circuits. Outputs take on default low state. |
| $6,7,12,13^{2}$ | NC | No Connect. |
| 9 | $\mathrm{GND}_{\mathrm{B}}$ | Ground Reference for Output B. |
| 10 | $\mathrm{~V}_{\mathrm{OB}}$ | Output B. |
| 11 | $\mathrm{~V}_{\mathrm{DDB}}$ | Output B Supply Voltage, 12 V to 18 V. |
| 14 | $\mathrm{GND}_{A}$ | Ground Reference for Output A. |
| 15 | $\mathrm{~V}_{\mathrm{OA}}$ | Output A. |
| 16 | $\mathrm{~V}_{\mathrm{DDA}}$ | Output A Supply Voltage, 12 V to 18 V. |

${ }^{1}$ Pin 3 and Pin 8 are internally connected. Connecting both pins to $\mathrm{V}_{\mathrm{DDI}}$ is recommended.
${ }^{2}$ Pin 12 and Pin 13 are floating and should be left unconnected.

Table 9. Truth Table (Positive Logic)

| $\mathbf{V}_{\text {IA }} / \mathbf{V}_{\text {IB }}$ Input | $\mathbf{V}_{\text {DDI }}$ State | DISABLE | $\mathbf{V}_{\text {OA }} / \mathbf{V}_{\text {OB }}$ Output | Notes |
| :--- | :--- | :--- | :--- | :--- |
| High | Powered | Low | High |  |
| Low | Powered | Low | Low |  |
| $\mathrm{X}^{1}$ | Unpowered | $\mathrm{X}^{1}$ | Low | Output returns to input state within $1 \mu \mathrm{~S}$ of $\mathrm{V}_{\text {DD1 }}$ power restoration. |
| $\mathrm{X}^{1}$ | Powered | High | Low |  |

${ }^{1} \mathrm{X}$ is don't care.

## TYPICAL PERFOMANCE CHARACTERISTICS



Figure 4. Typical Input Supply Current Variation with Data Rate


Figure 5. Typical Output Supply Current Variation with Data Rate


Figure 6. Typical Propagation Delay Variation with Temperature


Figure 7. Typical Propagation Delay Variation with Output Supply Voltage (Input Supply Voltage $=5.0 \mathrm{~V}$ )


Figure 8. Typical Propagation Delay Variation with Input Supply Voltage (Output Supply Voltage $=15.0 \mathrm{~V}$ )

## APPLICATIONS INFORMATION

## COMMON-MODE TRANSIENT IMMUNITY

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a commonmode transient is given by

$$
V_{C M, \text { linear }}=(\Delta V / \Delta t) t
$$

where $\Delta V / \Delta t$ is the slope of the transient shown in Figure 12 and Figure 13.
The transient of the linear component is given by

$$
d V_{C M} / d t=\Delta V / \Delta t
$$

The ability of the ADuM1233 to operate correctly in the presence of linear transients is characterized by the data in Figure 9. The data is based on design simulation and is the maximum linear transient magnitude that the ADuM1233 can tolerate without an operational error. This data shows a higher level of robustness than what is listed in Table 6 because the transient immunity values obtained in Table 6 use measured data and apply allowances for measurement error and margin.


Figure 9. Transient Immunity (Linear Transients) vs. Temperature
The sinusoidal component (at a given frequency) is given by

$$
V_{C M, \text { sinusoidal }}=V_{o s i n}(2 \pi f t)
$$

where:
$V_{o}$ is the magnitude of the sinusoidal.
$f$ is the frequency of the sinusoidal.

The transient magnitude of the sinusoidal component is given by

$$
d V_{C M} / d t=2 \pi f V_{0}
$$

The ability of the ADuM1233 to operate correctly in the presence of sinusoidal transients is characterized by the data in Figure 10 and Figure 11. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2 \pi \mathrm{f} \mathrm{V}_{0}$ ) that the ADuM1233 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 6 because measurements to obtain such values have not been possible.


Figure 10. Transient Immunity (Sinusoidal Transients), $27^{\circ} \mathrm{C}$ Ambient Temperature


Figure 11. Transient Immunity (Sinusoidal Transients), $100^{\circ} \mathrm{C}$ Ambient Temperature


Figure 12. Common-Mode Transient Immunity Waveforms—Input to Output


Figure 14. Transient Immunity Waveforms-Output Supplies

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 15. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | No. of <br> Channels | Output Peak <br> Current (A) | Output <br> Voltage (V) | Temperature Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADuM1233BRWZ | 2 | 0.1 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead SOIC_W | RW-16 |
| ADuM1233BRWZ-RL | 2 | 0.1 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13-Inch Tape <br> and Reel Option (1,000 Units) | RW-16 |

[^2]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P


[^0]:    ${ }^{1}$ Short-circuit duration less than one second.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed.
    ${ }^{3}$ The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {IX }}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{5}$ Channel-to-channel matching, rising or falling edges is the magnitude of the propagation delay difference between two channels of the same part when the inputs are either both rising or falling edges. The supply voltages and the loads on each channel are equal.
    ${ }^{6}$ Channel-to-channel matching, rising vs. falling edges is the magnitude of the propagation delay difference between two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.
    ${ }^{7}$ Part-to-part matching, rising or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.
    ${ }^{8}$ Part-to-part matching, rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

[^1]:    ${ }^{1}$ All voltages are relative to their respective ground.
    ${ }^{2}$ See the Common-Mode Transient Immunity section for more information.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

