3.0 kV RMS/3.75 kV RMS Triple-Channel Digital Isolators

## Data Sheet

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## FEATURES

High common-mode transient immunity: $100 \mathrm{kV} / \mu \mathrm{s}$ High robustness to radiated and conducted noise
Low propagation delay: 13 ns maximum for 5 V operation, 15 ns maximum for 1.8 V operation
150 Mbps maximum guaranteed data rate
Safety and regulatory approvals (pending)
UL recognition
3000 V rms/3750 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A
VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=849$ V peak
CQC certification per GB4943.1-2011
Backward compatibility
ADuM130E1/ADuM131E1 pin-compatible with ADuM1300/ADuM1301
Low dynamic power consumption
1.8 V to 5 V level translation

High temperature operation: $125^{\circ} \mathrm{C}$
Fail-safe high or low options
16-lead, RoHS compliant, SOIC package

## APPLICATIONS

General-purpose multichannel isolation
Serial peripheral interface (SPI)/data converter isolation Industrial field bus isolation

## GENERAL DESCRIPTION

The ADuM130D/ADuM130E/ADuM131D/ADuM131E ${ }^{1}$ are triple-channel digital isolators based on Analog Devices, Inc., $i$ Coupler ${ }^{\circledR}$ technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.

The ADuM130D/ADuM130E/ADuM131D/ADuM131E data channels are independent and are available in a variety of configurations with a withstand voltage rating of 3.0 kV rms or 3.75 kV rms (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 1.8 V to 5 V , providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.


NIC $=$ NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING. 菏
Figure 1. ADuM130D Functional Block Diagram


NIC $=$ NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING. $\stackrel{\underset{\sim}{m}}{\text { T }}$
Figure 2. ADuM130E Functional Block Diagram


Figure 3. ADuM131D Functional Block Diagram


Figure 4. ADuM131E Functional Block Diagram
Unlike other optocoupler alternatives, dc correctness is ensured in the absence of input logic transitions. Two different fail-safe options are available, in which the outputs transition to a predetermined state when the input power supply is not applied or the inputs are disabled. The ADuM130E1/ADuM131E1 are pincompatible with the ADuM1300/ADuM1301.

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## TABLE OF CONTENTS

Features .1
Applications. ..... 1
General Description .....  1
Functional Block Diagrams. .....  1
Revision History ..... 2
Specifications .....  3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3.3 V Operation ..... 4
Electrical Characteristics-2.5 V Operation ..... 6
Electrical Characteristics-1.8 V Operation ..... 7
Insulation and Safety Related Specifications ..... 9
Package Characteristics ..... 9
Regulatory Information ..... 10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 11
REVISION HISTORY
11/15-Rev. 0 to Rev. A
Added 16-Lead, Narrow Body SOIC Package ..... Universal
Changes to Title, Features Section, and General DescriptionSection. 1
Added Table 9; Renumbered Sequentially ..... 9
Changes to Table 10 and Table 11 ..... 9
Added Table 12 ..... 10
Changes to Table 13 ..... 10
Changes to Table 15 Title ..... 12
Added Figure 5; Renumbered Sequentially ..... 12
Changes to Table 17 and Table 19 ..... 13
Added Table 18 ..... 13
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 22
Recommended Operating Conditions ..... 12
Absolute Maximum Ratings ..... 13
ESD Caution. ..... 13
Truth Tables. ..... 14
Pin Configurations and Function Descriptions ..... 15
Typical Performance Characteristics ..... 17
Applications Information ..... 18
Overview ..... 18
Printed Circuit Board (PCB) Layout ..... 18
Propagation Delay Related Parameters ..... 19
Jitter Measurement ..... 19
Insulation Lifetime ..... 19
Outline Dimensions ..... 21
Ordering Guide ..... 22

## 7/15-Revision 0: Initial Version

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS— 5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD1}} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within pulse width distortion (PWD) limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 4.8 | 7.2 | 13 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.5 | 3 | ns | \|tPLH - ${ }_{\text {PHLL }}$ \| |
| Change vs. Temperature |  |  | 1.5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 6.1 | ns | Between any two devices at the same temperature, voltage, and load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $t_{\text {PSKCD }}$ |  | 0.5 | 3.0 | ns |  |
| Opposing Direction | tpskod |  | 0.5 | 3.0 | ns |  |
| Jitter |  |  | 630 |  | ps p-p | See the Jitter Measurement section |
|  |  |  | 80 |  | ps rms | See the Jitter Measurement section |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\mathrm{DDX}}$ |  |  | V |  |
| Logic Low | VIL |  |  | $0.3 \times \mathrm{V}_{\text {DX }}$ | V |  |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vон | $V_{\text {DDx }}-0.1$ | $V_{\text {DDx }}$ |  | V | $\mathrm{Iox}^{2}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}^{3}}$ |
|  |  | $V_{D D x}-0.4$ | $\begin{aligned} & V_{D D X}- \\ & 0.2 \end{aligned}$ |  | V | $\mathrm{lox}^{2}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times H^{3}}$ |
| Logic Low | Voı |  | 0.0 | 0.1 | V | $\mathrm{lox}^{2}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxL }}{ }^{4}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{lox}^{2}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times L^{4}}$ |
| Input Current per Channel | $1 /$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDx }}$ |
| $\mathrm{V}_{\mathrm{E} 2}$ Enable Input Pull-Up Current | Ipu | -10 | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ |
| DISABLE1 Input Pull-Down Current | IPD |  | 9 | 15 | $\mu \mathrm{A}$ | $\mathrm{DISABLE}_{1}=\mathrm{V}_{\text {DDx }}$ |
| Tristate Output Current per Channel | loz | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $\mathrm{O} \mathrm{V} \leq \mathrm{V}_{\mathrm{Ox}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Quiescent Supply Current |  |  |  |  |  |  |
| ADuM130D/ADuM130E |  |  |  |  |  |  |
|  | $\mathrm{IDD1}$ (0) |  | 1.35 | 2.6 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | ldD2 (Q) |  | 1.73 | 2.9 | mA | $\mathrm{V}_{1}^{5}=0$ (E0, D0), $1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | ldD1 (0) |  | 9.7 | 15.2 | mA | $\mathrm{V}^{5}=1$ (E0, D0), 0 (E1, D1) ${ }^{6}$ |
|  | IDD2 (0) |  | 1.87 | 3.0 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| ADuM131D/ADuM131E |  |  |  |  |  |  |
|  | $\mathrm{IDD1}$ (0) |  | 1.62 | 2.7 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{IDD2}^{(0)}$ |  | 1.61 | 2.8 | mA | $\mathrm{V}_{1}^{5}=0$ (E0, D0), $1(E 1, \mathrm{D} 1)^{6}$ |
|  | IDD1 (0) |  | 7.4 | 11.4 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
|  | IDD2 (0) |  | 5.34 | 7.2 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| Dynamic Supply Current |  |  |  |  |  |  |
| Dynamic Input | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Dynamic Output | IDDO (D) |  | 0.02 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Undervoltage Lockout | UVLO |  |  |  |  |  |
| Positive VDDx Threshold | VDDxUV+ |  | 1.6 |  | V |  |
| Negative V ${ }_{\text {DDx }}$ Threshold | VDDxUV- |  | 1.5 |  | V |  |
| $\mathrm{V}_{\text {DDx }}$ Hysteresis | VDDxUVH |  | 0.1 |  | V |  |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{7}$ | $\mid \mathrm{CMH}_{\mathrm{H}}$ \| | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} \times, 1} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
|  | \|CML| | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V} \mathrm{VM}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2} \mathrm{I}_{\mathrm{xx}}$ is the Channel x output current, where $\mathrm{x}=\mathrm{A}, \mathrm{B}$, or C .
${ }^{3} \mathrm{~V}_{\text {lxH }}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\text {IXL }}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{7}\left|\mathrm{CM}_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(\mathrm{V}_{0}\right)>0.8 \mathrm{~V}_{\text {DDx. }}\left|\mathrm{CM}_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{Ox}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 2. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM130D/ADuM130E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 5.6 | 9.0 |  | 6.3 | 9.8 |  | 9.4 | 14.3 | mA |
| Supply Current Side 2 | IDD2 |  | 1.9 | 3.7 |  | 3.1 | 4.9 |  | 6.8 | 10 | mA |
| ADuM131D/ADuM131E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | $\mathrm{I}_{\text {D } 1}$ |  | 4.6 | 7.2 |  | 5.5 | 8.3 |  | 8.8 | 11.9 | mA |
| Supply Current Side 2 | IDD2 |  | 3.6 | 5.8 |  | 4.6 | 6.8 |  | 8.0 | 11.3 | mA |

## ELECTRICAL CHARACTERISTICS-3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within PWD limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | tPHL, tPLH | 4.8 | 6.8 | 14 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.7 | 3 | ns | \|tPLH - tphL| |
| Change vs. Temperature |  |  | 1.5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 7.5 | ns | Between any two devices at the same temperature, voltage, and load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tPskco |  | 0.7 | 3.0 | ns |  |
| Opposing Direction | tpskod |  | 0.7 | 3.0 | ns |  |
| Jitter |  |  | 640 |  | ps p-p | See the Jitter Measurement section |
|  |  |  | 75 |  | ps rms | See the Jitter Measurement section |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{DDx}}$ | V |  |


${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2} l_{o x}$ is the Channel x output current, where $\mathrm{x}=\mathrm{A}, \mathrm{B}$, or C .
${ }^{3} \mathrm{~V}_{\mathrm{IxH}}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\mathrm{IXL}}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{\mathrm{I}}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{O}\right)>0.8 V_{\text {DDx. }} .\left|C M_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.
Table 4. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM130D/ADuM130E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.4 | 8.8 |  | 6.0 | 9.4 |  | 8.5 | 12.7 | mA |
| Supply Current Side 2 | IDD2 |  | 1.8 | 3.6 |  | 2.9 | 4.7 |  | 6.2 | 8.4 | mA |
| ADuM131D/ADuM131E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 4.4 | 7.1 |  | 5.2 | 8.0 |  | 8.1 | 10.7 | mA |
| Supply Current Side 2 | IDD2 |  | 3.4 | 5.6 |  | 4.3 | 6.5 |  | 7.4 | 9.5 | mA |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within PWD limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 5.0 | 7.0 | 14 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.7 | 3 | ns | \|tPLH - tpHL |
| Change vs. Temperature |  |  | 1.5 |  | ps/ $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 6.8 | ns | Between any two devices at the same temperature, voltage, load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tpskco |  | 0.7 | 3.0 | ns |  |
| Opposing Direction | tpskod |  | 0.7 | 3.0 | ns |  |
| Jitter |  |  | $770$ |  | ps p-p | See the Jitter Measurement section |
|  |  |  |  |  | ps rms |  |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vor | $V_{D D X}-0.1$ | $V_{D D x}$ |  | V | $\mathrm{lox}^{2}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}^{3}}$ |
|  |  | $V_{D D x}-0.4$ | $V_{D D x}-0.2$ |  | V | $\mathrm{lox}^{2}=-2 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IXH }}{ }^{3}$ |
| Logic Low | Voı |  | 0.0 | 0.1 | V | $l_{o x}{ }^{2}=20 \mu A, V_{l x}=V_{\|x\|^{4}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{Iox}^{2}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{Ix} \mathrm{~L}^{4}}$ |
| Input Current per Channel | I, | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDx }}$ |
| $\mathrm{V}_{\mathrm{E} 2}$ Enable Input Pull-Up Current | Ipu | -10 | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ |
| DISABLE $\mathrm{E}_{1}$ Input Pull-Down Current | IPD |  | 9 | 15 | $\mu \mathrm{A}$ | $\mathrm{DISABLE}_{1}=\mathrm{V}_{\text {DDx }}$ |
| Tristate Output Current per Channel | loz | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Ox}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Quiescent Supply Current ADuM130D/ADuM130E |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  | $\mathrm{IDD1}$ (Q) |  | 1.2 | 2.4 | mA | $\mathrm{V}_{1}^{5}=0$ (EO, DO), $1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | IDD2 (e) |  | 1.61 | 2.7 | mA | $\mathrm{V}_{1}^{5}=0(\mathrm{EO}, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | IDD1 (e) |  | 9.52 | 14.9 | mA | $\mathrm{V}_{1}^{5}=1$ (E0, D0), 0 (E1, D1) ${ }^{6}$ |
|  | $\mathrm{ldD2}$ (0) |  | 1.76 | 2.8 | mA | $\mathrm{V}_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| ADuM131D/ADuM131E |  |  |  |  |  |  |
|  | IDD1 (Q) |  | 1.47 | 2.5 | mA | $\mathrm{V}_{1}^{5}=0$ (EO, DO), $1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | IDD2 (0) |  | 1.48 | 2.5 | mA | $\mathrm{V}^{5}=0$ (EO, DO), $1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{ldD1}$ (e) |  | 7.23 | 11.2 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
|  | $\mathrm{ldD2}$ (0) |  | 5.19 | 7.0 | mA | $\mathrm{V}_{1}^{5}=1(E 0, \mathrm{D} 0), 0(E 1, \mathrm{D} 1)^{6}$ |
| Dynamic Supply Current |  |  |  |  |  |  |
| Dynamic Input |  |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Dynamic Output | IDDO (D) |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Undervoltage Lockout |  |  |  |  |  |  |
| Positive V ${ }_{\text {DDx }}$ Threshold | $\mathrm{V}_{\text {DxxUV+ }}$ |  | 1.6 |  | V |  |
| Negative V ${ }_{\text {DDx }}$ Threshold | $V_{\text {doxuv- }}$ |  | 1.5 |  | V |  |
| $V_{\text {DDx }}$ Hysteresis | V DDxuvH |  | 0.1 |  | V |  |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{7}$ | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ $\|C M L\|$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 100 \\ & 100 \end{aligned}$ |  | ns kV/us <br> $\mathrm{kV} / \mathrm{s}$ | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & \mathrm{~V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DDx},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IX}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2} l_{0 x}$ is the Channel $x$ output current, where $x=A, B$, or $C$.
${ }^{3} \mathrm{~V}_{\text {IXH }}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\mathrm{I} \times \mathrm{L}}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{7}\left|C_{M H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{0}\right)>0.8 \mathrm{~V}_{\text {DDx. }}$. $\left|\mathrm{CM}_{\mathrm{L}}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 6. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM130E/ADuM130D |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.3 | 8.7 |  | 5.9 | 9.3 |  | 8.2 | 12.3 | mA |
| Supply Current Side 2 | $\mathrm{l}_{\text {D } 2}$ |  | 1.8 | 3.6 |  | 2.6 | 4.4 |  | 5.2 | 7.4 | mA |
| ADuM131E/ADuM131D |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | $\mathrm{I}_{\text {DD } 1}$ |  | 4.4 | 7.1 |  | 5.0 | 7.8 |  | 7.5 | 10.1 | mA |
| Supply Current Side 2 | IDD2 |  | 3.4 | 5.6 |  | 4.1 | 6.3 |  | 6.6 | 8.7 | mA |

## ELECTRICAL CHARACTERISTICS—1.8 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=1.8 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 1.9 \mathrm{~V}, 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 1.9 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.
Table 7.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within PWD limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 5.8 | 8.7 | 15 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.7 | 3 | ns | \|tPLH - tPHL| |
| Change vs. Temperature |  |  | 1.5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 7.0 | ns | Between any two devices at the same temperature, voltage, and load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PSKCD }}$ |  | 0.7 | 3.0 | ns |  |
| Opposing Direction | tpskod |  | 0.7 | 3.0 | ns |  |
| Jitter |  |  | $600$ |  | ps p-p | See the Jitter Measurement section |
|  |  |  | 90 |  | ps rms | See the Jitter Measurement section |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{H}}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DDx }}-0.1$ | $V_{\text {dDx }}$ |  | V | $\mathrm{lox}^{2}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times H^{3}}$ |
|  |  | $V_{D D x}-0.4$ | $V_{D D x}-0.2$ |  | V | $\mathrm{lox}^{2}=-2 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {Ix }}{ }^{3}$ |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E


${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2}$ lox is the Channel x output current, where $\mathrm{x}=\mathrm{A}, \mathrm{B}$, or C .
${ }^{3} \mathrm{~V}_{\text {lxH }}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\text {IxL }}$ is the input side logic low.
${ }^{5} V_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{0}\right)>0.8 \mathrm{~V}_{\mathrm{DDx}} .\left|C M_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.
Table 8. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM130D/ADuM130E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.2 | 8.6 |  | 5.8 | 9.3 |  | 8.1 | 12.2 | mA |
| Supply Current Side 2 | IDD2 |  | 1.7 | 3.5 |  | 2.5 | 4.3 |  | 5.2 | 7.3 | mA |
| ADuM131D/ADuM131E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 4.3 | 7.0 |  | 4.9 | 7.7 |  | 7.26 | 10.0 | mA |
| Supply Current Side 2 | IDD2 |  | 3.3 | 5.5 |  | 4.0 | 6.2 |  | 6.5 | 8.6 | mA |

## INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see www.analog.com/icouplersafety.
Table 9. R-16 Narrow Body [SOIC_N] Package

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 3000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L (I01) | 4.0 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L (102) | 4.0 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L (PCB) | 4.5 | mm min | Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance) |  | 25.5 | $\mu \mathrm{m}$ min | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Material Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

Table 10. RW-16 Wide Body [SOIC_W] Package

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 3750 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L (101) | 7.8 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L (102) | 7.8 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L (PCB) | 8.1 | mm min | Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance) |  | 25.5 | $\mu \mathrm{mmin}$ | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Material Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## PACKAGE CHARACTERISTICS

Table 11.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input to Output) ${ }^{1}$ | Rto |  | $10^{13}$ |  | $\Omega$ |  |
| Capacitance (Input to Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction to Ambient Thermal Resistance |  |  |  |  |  |  |
| R-16 Narrow Body [SOIC_N] Package | $\theta_{\text {JA }}$ |  | 76 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| RW-16 Wide Body [SOIC_W] Package | $\theta_{\text {JA }}$ |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |

[^0]
## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## REGULATORY INFORMATION

See Table 19 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific crossisolation waveforms and insulation levels.

Table 12. R-16 Narrow Body [SOIC_N] Package

| UL (Pending) | CSA (Pending) | VDE (Pending) | CQC (Pending) |
| :---: | :---: | :---: | :---: |
| Recognized Under UL 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN VVDEV 0884-10 (VDE V 0884-10):2006-12 ${ }^{2}$ | $\begin{aligned} & \hline \text { Certified under } \\ & \text { CQC11-471543-2012 } \end{aligned}$ |
| Single Protection, 3000 V rms Isolation Voltage | CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: | Reinforced insulation, $\mathrm{V}_{\text {IORM }}=$ 565 V peak, $\mathrm{V}_{\text {IOSM }}=6000 \mathrm{~V}$ peak | GB4943.1-2011: |
| Double Protection, 3000 V rms Isolation Voltage | Basic insulation at 400 V rms ( 565 V peak) | $\begin{aligned} & \text { Basic insulation, } V_{\text {IORM }}=565 \mathrm{~V} \text { peak, } \\ & \mathrm{V}_{\text {IOSM }}=10 \mathrm{kV} \text { peak } \end{aligned}$ | Basic insulation at 770 V rms (1089 V peak) |
|  | Reinforced insulation at 200 V rms (283V peak) |  | Reinforced insulation at 385 V rms (545 V peak) |
|  | IEC 60601-1 Edition 3.1: Basic insulation (one means of patient protection ( 1 MOPP )), 250 V rms (354 V peak) |  | Tropical climate, altitude $\leq 5000$ m |
|  | CSA 61010-1-12 and IEC 61010-1 third edition: |  |  |
|  | Basic insulation at 300 V rms mains, 400 V rms secondary ( 565 V peak) |  |  |
|  | Reinforced insulation at 300 V rms mains, 200 V secondary ( 282 V peak) |  |  |
| File E214100 | File 205078 | File 2471900-4880-0001 | File (pending) |

${ }^{1}$ In accordance with UL 1577, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the R-16 narrow body [SOIC_N] package is proof tested by applying an insulation test voltage $\geq 3600 \mathrm{~V}$ rms for 1 sec .
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the R-16 narrow body [SOIC_N] package is proof tested by applying an insulation test voltage $\geq 1059$ V peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN V VDE V $0884-10$ approval.

Table 13. RW-16 Wide Body [SOIC_W] Package

| UL (Pending) | CSA (Pending) | VDE (Pending) | CQC (Pending) |
| :---: | :---: | :---: | :---: |
| Recognized Under UL 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN VVDEV 0884-10 (VDE V 0884-10):2006-12 ${ }^{2}$ | $\begin{aligned} & \text { Certified under } \\ & \text { CQC11-471543-2012 } \end{aligned}$ |
| Single Protection, 3750 V rms Isolation Voltage | CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: | Reinforced insulation, $\mathrm{V}_{\text {IORM }}=$ 849 V peak, $\mathrm{V}_{\text {IOSM }}=6000 \mathrm{~V}$ peak | GB4943.1-2011 |
| Double Protection, 3750 V rms Isolation Voltage | Basic insulation at 780 V rms (1103 V peak) | Basic insulation, VIORM $=849 \mathrm{~V}$ peak, <br> $\mathrm{V}_{\text {IOSM }}=10 \mathrm{kV}$ peak | Basic insulation at 780 V rms (1103V peak) |
|  | Reinforced insulation at 390 V rms (552 V peak) |  | Reinforced insulation at 390 V rms ( 552 V peak) |
|  | IEC 60601-1 Edition 3.1: basic insulation ( 1 means of patient protection (MOPP)), 490 V rms ( 693 V peak) |  | Tropical climate, altitude $\leq 5000 \mathrm{~m}$ |
|  | CSA 61010-1-12 and IEC 61010-1 third edition: |  |  |
|  | Basic insulation at 300 V rms mains, 780 V secondary (1103V peak) |  |  |
|  | Reinforced insulation at 300 V rms mains, 390 V secondary ( 552 V peak) |  |  |
| File E214100 | File 205078 | File 2471900-4880-0001 | File (pending) |

[^1]
## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The ${ }^{*}$ marking on packages denotes DIN V VDE V 0884-10 approval.

Table 14. R-16 Narrow Body [SOIC_N] Package

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 600 \mathrm{~V}$ rms |  |  | I to III |  |
| Climatic Classification |  |  | 40/125/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | $V_{\text {Iorm }}$ | 565 | $\checkmark$ peak |
| Input to Output Test Voltage, Method B1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\mathrm{pd}(\mathrm{m})}, 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {pd }(\mathrm{m})}$ | 1059 | $\checkmark$ peak |
| Input to Output Test Voltage, Method A |  | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ |  |  |
| After Environmental Tests Subgroup 1 | $V_{\text {IORM }} \times 1.5=V_{\text {pd }(m)}, t_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 848 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {IORM }} \times 1.2=V_{\text {pd }(m)}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 678 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | VIotm | 4200 | $\checkmark$ peak |
| Surge Isolation Voltage Basic | $V$ peak $=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}$, 50\% fall time | VIOSM | 10000 | $\checkmark$ peak |
| Surge Isolation Voltage Reinforced | V peak $=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}$, 50\% fall time | VIOSM | 6000 | $\checkmark$ peak |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 5) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ |  | Ps | 1.64 | W |
| Insulation Resistance at $\mathrm{T}_{\text {s }}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

Table 15. RW-16 Wide Body [SOIC_W] Package

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 600 \mathrm{~V}$ rms |  |  | I to III |  |
| Climatic Classification |  |  | 40/125/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | Viorm | 849 | $\checkmark$ peak |
| Input to Output Test Voltage, Method B1 | $V_{\text {IORM }} \times 1.875=V_{\text {pd }}(\mathrm{m}), 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {pd ( }}(\mathrm{m}$ | 1592 | $\checkmark$ peak |
| Input to Output Test Voltage, Method A |  | $V_{\text {pd ( }}$ ) |  |  |
| After Environmental Tests Subgroup 1 | $V_{\text {IORM }} \times 1.5=V_{\text {pd }}(\mathrm{m}), \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1274 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(\mathrm{m})}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1019 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | V ${ }_{\text {IOTM }}$ | 5300 | $\checkmark$ peak |
| Surge Isolation Voltage |  |  |  |  |
| Basic | $\mathrm{V}_{\text {PEAK }}=12.8 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIosm | 12,000 | $\checkmark$ peak |
| Reinforced | $V_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIoSM | 6000 | $\checkmark$ peak |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 6) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ |  | Ps | 2.78 | W |
| Insulation Resistance at $\mathrm{T}_{5}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 5. Thermal Derating Curve for R-16 Narrow Body [SOIC_N] Package, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10


Figure 6. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 16.

| Parameter | Symbol | Rating |
| :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 1.7 V to 5.5 V |
| Input Signal Rise and Fall Times |  | 1.0 ms |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 17.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( TsT ) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature <br> ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ ) | -0.5 V to +7.0 V |
| Input Voltages ( $\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{\mathrm{IC}}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$, DISABLE1, ${ }^{\text {DISABLE }}$ ) | -0.5 V to $\mathrm{V}_{\text {DDI }}{ }^{1}+0.5 \mathrm{~V}$ |
| Output Voltages ( $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\mathrm{OC}}$ ) | -0.5 V to $\mathrm{V}_{\text {DDO }}{ }^{2}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{3}$ |  |
| Side 1 Output Current ( $\mathrm{lor}_{1}$ ) | -10 mA to +10 mA |
| Side 2 Output Current (loz) | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{4}$ | $-150 \mathrm{kV} / \mu \mathrm{s}$ to $+150 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1} V_{\text {DDI }}$ is the input side supply voltage.
${ }^{2} V_{D D O}$ is the output side supply voltage.
${ }^{3}$ See Figure 5 for the R-16 narrow body [SOIC_N] package or Figure 6 for the RW-16 wide body [SOIC_W] package for the maximum rated current values for various ambient temperatures.
${ }^{4}$ Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

Table 18. Maximum Continuous Working Voltage R-16 Narrow Body [SOIC_N] Package ${ }^{1}$

| Parameter | Rating | Constraint $^{2}$ |
| :--- | :--- | :--- |
| AC Voltage |  |  |
| $\quad$ Bipolar Waveform |  |  |
| $\quad$ Basic Insulation | 789 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| $\quad$ Reinforced Insulation | 403 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Unipolar Waveform |  |  |
| $\quad$ Basic Insulation | 909 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| $\quad$ Reinforced Insulation | 469 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| DC Voltage |  |  |
| Basic Insulation | 558 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Reinforced Insulation | 285 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |

${ }^{1}$ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.
${ }^{2}$ Insulation lifetime for the specified test condition is greater than 50 years.

Table 19. Maximum Continuous Working Voltage RW-16 Wide Body [SOIC_W] Package ${ }^{1}$

| Parameter | Rating | Constraint ${ }^{2}$ |
| :---: | :---: | :---: |
| AC Voltage |  |  |
| Bipolar Waveform |  |  |
| Basic Insulation | 849 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 768 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Unipolar Waveform |  |  |
| Basic Insulation | 1698 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 768 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| DC Voltage |  |  |
| Basic Insulation | 1092 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Reinforced Insulation | 543 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## TRUTH TABLES

Table 20. ADuM130D/ADuM131D Truth Table (Positive Logic)

| $\mathrm{V}_{\text {Ix }}$ Input ${ }^{1,2}$ | V ${ }_{\text {ISABLLE }}$ Input ${ }^{1,2}$ | V ${ }_{\text {doI }}$ State ${ }^{\text {2 }}$ | V ${ }_{\text {doo }}$ State ${ }^{2}$ | Default Low (D0), Vox Output ${ }^{1,2,3}$ | Default High (D1), Vox Output ${ }^{1,2,3}$ | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L or NC | Powered | Powered | L | L | Normal operation |
| H | L or NC | Powered | Powered | H | H | Normal operation |
| X | H | Powered | Powered | L | H | Inputs disabled, fail-safe output |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Unpowered | Powered | L | H | Fail-safe output |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Powered | Unpowered | Indeterminate | Indeterminate |  |

${ }^{1} L$ means low, H means high, X means don't care, and NC means not connected.
${ }^{2} \mathrm{~V}_{\text {Ix }}$ and $\mathrm{V}_{\text {Ox }}$ refer to the input and output signals of a given channel ( $\mathrm{A}, \mathrm{B}$, or C ). $\mathrm{V}_{\text {DISABLEX }}$ refers to the input disable signal on the same side as the $\mathrm{V}_{\text {Ix }}$ inputs. $\mathrm{V}_{D D I}$ and $\mathrm{V}_{\text {DDO }}$ refer to the supply voltages on the input and output sides of the given channel, respectively.
${ }^{3}$ E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{4}$ Input pins ( $\mathrm{V}_{1 \mathrm{x}}, \mathrm{DISABLE}_{1}$, and DISABLE $_{2}$ ) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

Table 21. ADuM130E/ADuM131E Truth Table (Positive Logic)

| V ${ }_{\text {Ix }}$ Input ${ }^{1,2}$ | $V_{\text {Ex }}$ Input ${ }^{1,2}$ | $\mathbf{V}_{\text {DDI }}$ State ${ }^{\mathbf{2}}$ | V ${ }_{\text {DDo }}$ State ${ }^{2}$ | Default Low (EO), Vox Output ${ }^{1,2,3}$ | Default High (E1), $\mathrm{V}_{\mathrm{ox}}$ Output ${ }^{1,2,3}$ | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | H or NC | Powered | Powered | L | L | Normal operation |
| H | H or NC | Powered | Powered | H | H | Normal operation |
| X | L | Powered | Powered | Z | Z | Outputs disabled |
| L | H or NC | Unpowered | Powered | L | H | Fail-safe output |
| $X^{4}$ | $L^{4}$ | Unpowered | Powered | Z | Z | Outputs disabled |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Powered | Unpowered | Indeterminate | Indeterminate |  |

${ }^{1} L$ means low, $H$ means high, $X$ means don't care, and NC means not connected, and $Z$ means high impedance.
${ }^{2} V_{I x}$ and $V_{O x}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ). $V_{E x}$ refers to the output enable signal on the same side as the $V_{O x}$ outputs. $V_{D D I}$ and $V_{\text {DDO }}$ refer to the supply voltages on the input and output sides of the given channel, respectively.
${ }^{3}$ EO refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.
${ }^{4}$ Input pins ( $\mathrm{V}_{1 \mathrm{x}}, \mathrm{V}_{\mathrm{E}_{1}}$, and $\mathrm{V}_{\mathrm{E} 2}$ ) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| $\mathrm{V}_{\mathrm{DD} 1} 1$ |  | $16 \mathrm{~V}_{\mathrm{DD} 2}$ |
| :---: | :---: | :---: |
| $\mathrm{GND}_{1} 2$ |  | $15 \mathrm{GND}_{2}$ |
| $\mathrm{V}_{\mathrm{IA}}{ }^{3}$ |  | $14 \mathrm{~V}_{\mathrm{OA}}$ |
| $\mathrm{V}_{\text {IB }} 4{ }^{4}$ | ADuM130D | $13 \mathrm{~V}_{\mathrm{OB}}$ |
| $V_{\text {IC }} 5$ | (Not to Scale) | 12 V OC |
| NIC 6 |  | 11 NIC |
| DISABLE $_{1} 7$ |  | 10 NIC |
| $\mathrm{GND}_{1} 8$ |  | $9 \mathrm{GND}_{2}$ |

Figure 7. ADuM130D Pin Configuration


NIC $=$ NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING.

Figure 8. ADuM130E Pin Configuration

Table 22. Pin Function Descriptions

| Pin No. ${ }^{1}$ |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADuM130D | ADuM130E |  |  |
| 1 | 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1. |
| 2, 8 | 2,8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 3 | 3 | $V$ IA | Logic Input A. |
| 4 | 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | 5 | VIC | Logic Input C. |
| 6,10,11 | 6, 7, 11 | NIC | No Internal Connection. Leave these pins floating. |
| 7 | Not applicable | DISABLE $_{1}$ | Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| 9, 15 | 9, 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| Not applicable | 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. When $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected, the $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}$, and $V_{\text {Oc }}$ outputs are enabled. When $V^{\text {E2 }}$ is low, the $V_{\text {OA, }} V_{\text {Ob, }}$, and $V_{\text {oc outputs are disabled }}$ to the high-Z state. |
| 12 | 12 | Voc | Logic Output C. |
| 13 | 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | 14 | $V_{\text {OA }}$ | Logic Output A. |
| 16 | 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

[^2]
## ADuM130D/ADuM130E/ADuM131D/ADuM131E



Figure 9. ADuM131D Pin Configuration


Figure 10. ADuM131E Pin Configuration

Table 23. Pin Function Descriptions

| Pin No. ${ }^{1}$ |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADuM131D | ADuM131E |  |  |
| 1 | 1 | VDD1 | Supply Voltage for Isolator Side 1. |
| 2, 8 | 2,8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 3 | 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | 5 | Voc | Logic Output C. |
| 6,11 | 6, 11 | NIC | No Internal Connection. Leave this pin floating. |
| 7 | Not applicable | $\mathrm{DISABLE}_{1}$ | Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| Not applicable | 7 | $V_{E 1}$ | Output Enable 1. Active high logic input. When $V_{E 1}$ is high or disconnected, the $V_{o c}$ output is enabled. When $\mathrm{V}_{\mathrm{E} 1}$ is low, the $\mathrm{V}_{\mathrm{CC}}$ output is disabled to the high- $Z$ state. |
| 9, 15 | 9, 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| 10 | Not applicable | DISABLE $_{2}$ | Input Disable 2. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| Not applicable | 10 | $V_{\text {E2 }}$ | Output Enable 2. Active high logic input. When $V_{E 2}$ is high or disconnected, the $V_{O A}$ and $V_{\text {OB }}$ outputs are enabled. When $V_{E 2}$ is low, the $V_{\text {OA }}$ and $V_{\text {OB }}$ outputs are disabled to the high-Z state. |
| 12 | 12 | VIC | Logic Input C. |
| 13 | 13 | Vob | Logic Output B. |
| 14 | 14 | VoA | Logic Output A. |
| 16 | 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

[^3]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 11. ADuM130D/ADuM130E IDD1 Supply Current vs. Data Rate at Various Voltages


Figure 12. ADuM130D/ADuM130E IDD2 Supply Current vs. Data Rate at Various Voltages


Figure 13. ADuM131D/ADuM131E IDD1 Supply Current vs. Data Rate at Various Voltages


Figure 14. ADuM131D/ADuM131E IDD2 Supply Current vs. Data Rate at Various Voltages


Figure 15. Propagation Delay (tpLH) vs. Temperature at Various Voltages


Figure 16. Propagation Delay( $t_{\text {PHL }}$ ) vs. Temperature at Various Voltages

## APPLICATIONS INFORMATION <br> OVERVIEW

The ADuM130D/ADuM130E/ADuM131D/ADuM131E use a high frequency carrier to transmit data across the isolation barrier using iCoupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in Figure 18 and Figure 19, the ADuM130D/ADuM130E/ADuM131D/ADuM131E have very low propagation delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V , offering voltage translation of $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.
Figure 18 illustrates the waveforms for models of the ADuM130D/ ADuM130E/ADuM131D/ADuM131E that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the fail-safe output state of low (the ADuM130D0, ADuM131D0, ADuM130E0, and ADuM131E0 models) sets the output to low. For the ADuM130D/ADuM130E/ADuM131D/ ADuM131E that have a fail-safe output state of high, Figure 19 illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the fail-safe output state of high (the ADuM130D1, ADuM131D1, ADuM130E1, and ADuM131E1 models) sets the output to high. See the Ordering Guide for the model numbers that have the fail-safe output state of low or the fail-safe output state of high.

## PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM130D/ADuM130E/ADuM131D/ADuM131E digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $\mathrm{V}_{\mathrm{DD} 1}$ and between Pin 15 and Pin 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The recommended bypass capacitor value is between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 must also be considered, unless the ground pair on each package side is connected close to the package.


## NIC $=$ NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING

Figure 17. Recommended PCB Layout
In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.


Figure 18. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State


Figure 19. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.


Figure 20. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within a single ADuM130D/ ADuM130E/ADuM131D/ADuM131E component.
Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM130D/ADuM130E/ ADuM131D/ADuM131E components operating under the same conditions.

## JITTER MEASUREMENT

Figure 21 shows the eye diagram for the ADuM130D/ADuM130E/ ADuM131D/ADuM131E. The measurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS), $2(\mathrm{n}-1), \mathrm{n}=14$, for 5 V supplies. Jitter was measured with the Tektronix Model 5104B oscilloscope, at $1 \mathrm{GHz}, 10$ GSPS with the DPOJET jitter and eye diagram analysis tools. The result shows a typical measurement on the ADuM130D/ADuM130E/ADuM131D/ADuM131E with 630 ps p-p jitter.


Figure 21. Eye Diagram

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.
The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

## Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM130D/ADuM130E/
ADuM131D/ADuM131E isolators are presented in Table 9.

## Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. It is the working voltage applicable to tracking that is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$
\begin{equation*}
V_{R M S}=\sqrt{V_{A C R M S}{ }^{2}+V_{D C}^{2}} \tag{1}
\end{equation*}
$$

or

$$
\begin{equation*}
V_{A C R M S}=\sqrt{V_{R M S}^{2}-V_{D C}{ }^{2}} \tag{2}
\end{equation*}
$$

where:
$V_{A C R M S}$ is the time varying portion of the working voltage.
$V_{R M S}$ is the total rms working voltage.
$V_{D C}$ is the dc offset of the working voltage.

## Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 22 and the following equations.

The working voltage across the barrier from Equation 1 is

$$
\begin{aligned}
& V_{R M S}=\sqrt{V_{A C R M S}^{2}+V_{D C}^{2}} \\
& V_{R M S}=\sqrt{240^{2}+400^{2}} \\
& V_{R M S}=466 \mathrm{~V}
\end{aligned}
$$

This $V_{\text {RMS }}$ value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$
\begin{aligned}
& V_{A C R M S}=\sqrt{V_{R M S}^{2}-V_{D C}^{2}} \\
& V_{A C R M S}=\sqrt{466^{2}-400^{2}} \\
& V_{A C R M S}=240 \mathrm{~V} \mathrm{rms}
\end{aligned}
$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms . This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 19 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50 -year service life.

Note that the dc working voltage limit in Table 19 is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.


Figure 22. Critical Voltage Example

## OUTLINE DIMENSIONS



Figure 23. 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-16)
Dimensions shown in millimeters and (inches)


Figure 24. 16-Lead Standard Small Outline Package [SOIC_W]

> Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

## ADuM130D/ADuM130E/ADuM131D/ADuM131E

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | No. of Inputs, $V_{\text {DD } 1}$ Side | No. of Inputs, $\mathrm{V}_{\mathrm{DD}}$ Side | Withstand <br> Voltage <br> Rating <br> (kV rms) | Fail-Safe <br> Output <br> State | Input Disable | Output Enable | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM130D1BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | High | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM130D1BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | High | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM130D0BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | Low | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM130D0BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | Low | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM130E1BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | High | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM130E1BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | High | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM130E0BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | Low | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM130E0BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.0 | Low | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM130D1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM130D1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM130D0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM130D0BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM130E1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM130E1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM130E0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM130EOBRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 3.75 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM131D1BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | High | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM131D1BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | High | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM131D0BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | Low | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM131D0BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | Low | Yes | No | 16-Lead SOIC_N | R-16 |
| ADuM131E1BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | High | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM131E1BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | High | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM131E0BRZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | Low | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM131E0BRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.0 | Low | No | Yes | 16-Lead SOIC_N | R-16 |
| ADuM131D1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM131D1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM131D0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM131D0BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM131E1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM131E1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM131EOBRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM131EOBRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 3.75 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |

[^4]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Isolators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
SI8380P-IUR IL3485-3E IL514E IL515E IL611-1E IL612A-3E IL711-1E IL711-2E IL721VE IL814TE ADN4652BRSZ-RL7 ADUM1441ARSZ ADUM1447ARSZ ADUM1447ARSZ-RL7 ADUM230D0BRIZ-RL ADUM230E1BRIZ-RL ISO7820DW ADUM1440ARSZ ADUM1445ARSZ ADUM1246ARSZ-RL7 ADUM231E0BRWZ-RL ADUM4150ARIZ-RL ADUM4150BRIZ-RL ADUM5211ARSZ-RL7 IL3522E IL3422-3E IL510-1E IL610-1E IL611-2E IL613-3E IL716-1E ISO7342CDWR ISO7810FDW ISO7820FDW IL611-3E ADN4655BRWZ ADUM2211SRIZ-RL ADUM1440ARSZ-RL7 ADUM3471CRSZ-RL7 ADUM3473ARSZ ADUM6210ARSZ ADUM1446ARSZ-RL7 ADN4650BRWZ-RL7 ADUM7641ARQZ ADUM7643CRQZ ADUM7643CRQZ-RL7 ADM2582EBRWZ-REEL7 ADM2587EBRWZ-REEL7 ADM3251EARWZ ADM3251EARWZ-REEL


[^0]:    ${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
    ${ }^{2}$ Input capacitance is from any input data pin to ground.

[^1]:    ${ }^{1}$ In accordance with UL 1577, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the RW-16 wide body [SOIC_W] package is proof tested by applying an insulation test voltage $\geq 4500 \mathrm{~V}$ rms for 1 sec .
    ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the RW-16 wide body [SOIC_W] package is proof tested by applying an insulation test voltage $\geq 1592 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

[^2]:    ${ }^{1}$ Reference the AN-1109 Application Note for specific layout guidelines.

[^3]:    ${ }^{1}$ Reference the AN-1109 Application Note for specific layout guidelines.

[^4]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

