## Data Sheet

## FEATURES

## RoHS compliant, 16-lead, wide body SOIC package Low power operation: 5 V <br> 1.3 mA per channel maximum at $\mathbf{0} \mathbf{~ M b p s}$ to 2 Mbps <br> 3.3 mA per channel maximum at 10 Mbps <br> High temperature operation: $105^{\circ} \mathrm{C}$ <br> Up to 10 Mbps data rate (NRZ) <br> default output state <br> Safety and regulatory approvals <br> UL recognition: 3750 V rms for 1 minute per UL 1577

## APPLICATIONS

## General-purpose, unidirectional, multichannel isolation

## GENERAL DESCRIPTION

The ADuM1510 ${ }^{1}$ is a unidirectional, 5 -channel isolator based on the Analog Devices, Inc., iCoupler ${ }^{\bullet}$ technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices eliminate the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple iCoupler digital interfaces and stable performance

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
characteristics. The need for external drivers and other discrete components is eliminated with $i$ Coupler products. In addition, iCoupler devices run at one-tenth to one-sixth the power consumption of optocouplers at comparable signal data rates.

The ADuM1510 isolator provides five independent isolation channels supporting data rates up to 10 Mbps . The ADuM1510 operates with the supply voltage of either side ranging from 4.5 V to 5.5 V . Unlike other optocoupler alternatives, the ADuM1510 isolator has a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/ power-down conditions.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2008-2015 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features ..... 1
Applications .....
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-5 V Operation ..... 3
Package Characteristics .....  4
Regulatory Information .....  4
Insulation and Safety-Related Specifications ..... 4
Recommended Operating Conditions .....  4
Absolute Maximum Ratings ..... 5
REVISION HISTORY
10/15-Rev. C to Rev. D
Change to Features Section ..... 1
Changes to Table 3 ..... 4
5/14—Rev. B to Rev. C
Changed Double/Reinforced Insulation to Single Protection, Table 3 ..... 4
3/12-Rev. A to Rev. B
Created Hyperlink for Safety and Regulatory Approvals Entryin Features Section 1
Change to PCB Layout Section .....  8
Updated Outline Dimensions ..... 11
9/08-Revision A: Initial Version
ESD Caution .....  5
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics. .....  7
Applications Information .....  8
PCB Layout .....  8
Propagation Delay-Related Parameters. .....  8
DC Correctness and Magnetic Field Immunity .....  8
Power Consumption .....  9
Power-Up/Power-Down Considerations .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Quiescent Supply Current per Channel | IDDI (e) |  | 0.40 | 0.80 | mA |  |
| Output Quiescent Supply Current per Channel | IDDo (Q) |  | 0.30 | 0.50 | mA |  |
| Total Supply Current, Five Channels ${ }^{1}$ |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current, Quiescent | IDD1 (0) |  | 2.0 | 4.0 | mA | $\mathrm{V}_{1 \mathrm{~A}}=\mathrm{V}_{\text {IB }}=\mathrm{V}_{1 \mathrm{C}}=\mathrm{V}_{\text {ID }}=\mathrm{V}_{\text {IE }}=0 \mathrm{~V}$ |
| VDD2 Supply Current, Quiescent | IDD2 (0) |  | 1.5 | 2.5 | mA | $\mathrm{V}^{\text {I }}=\mathrm{V}_{\text {IB }}=\mathrm{V}_{\mathrm{IC}}=\mathrm{V}_{\text {ID }}=\mathrm{V}_{\text {IE }}=0 \mathrm{~V}$ |
| $V_{\text {DD } 1}$ Supply Current, 10 Mbps Data Rate | IDD1 (10) |  | 7.5 | 12.0 | mA | 5 MHz logic signal frequency |
| V DD 2 Supply Current, 10 Mbps Data Rate | ldD2 (10) |  | 3.1 | 4.5 | mA | 5 MHz logic signal frequency |
| Input Currents | IIA, IIB, IIC, IID, IIE | -10 | +1 | +10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{\mathrm{IC}}, \mathrm{V}_{\text {ID }}, \mathrm{V}_{\text {IE }} \geq 0 \mathrm{~V}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ |  |  | 2.0 | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ | 0.8 |  |  | V |  |
| Logic High Output Voltages | Voat, ${ }^{\text {VobH, }}$ $\mathrm{V}_{\mathrm{Och}}, \mathrm{V}_{\mathrm{od}}$, | $\mathrm{V}_{\mathrm{DD} 2}-0.4$ | 4.8 |  | V | $\mathrm{loxx}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 H}$ |
|  | $\mathrm{V}_{\text {оЕн }}$ |  |  |  |  |  |
| Logic Low Output Voltages | Voal, Vobl, Vocl, Vodl, Voel |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=+4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{4}$ | tpHL, tpLH | 20 | 30 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\mid \mathrm{tpLH}^{-} \mathrm{tpHL}^{4}$ | PWD |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{6}$ | tPskco |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{7}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{7}$ | \|CML| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.0 |  | Mbps |  |
| Input Dynamic Supply Current per Channel ${ }^{8}$ | IDDI (D) |  | 0.122 |  | mA/Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{8}$ | IDDo (D) |  | 0.036 |  | mA/Mbps |  |

${ }^{1}$ Supply current values are for all five channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate is calculated as described in the Power Consumption section. See Figure 4 through Figure 6 for information on the per-channel supply current as a function of the data rate for unloaded and loaded conditions. See Figure 7 and Figure 8 for total lodi and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of the data rate for the ADuM1510.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed. Operation below the minimum pulse width is not recommended.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {IX }}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
${ }^{5}$ t $_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ and/or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{6}$ Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels within the same component.
${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{OX}}>0.8 \times \mathrm{V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{ox}}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 4 through Figure 6 for information on the per-channel supply current as a function of the data rate for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

## ADuM1510

## PACKAGE CHARACTERISTICS

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) ${ }^{1}$ | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{2}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{JcI}}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta$ лсо |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |

${ }^{1}$ The device is considered a two-terminal device. Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM1510 has been approved by the following organization upon product release, as shown in Table 3.
Table 3.
UL
Recognized under UL 1577 Component Recognition Program ${ }^{1}$
Single protection, 3750 V rms isolation voltage
File E214100
${ }^{1}$ In accordance with UL 1577 , each ADuM1510 is proof-tested by applying an insulation test voltage $\geq 4500 \mathrm{~V}$ rms for 1 sec (current leakage detection limit $>7.5 \mu \mathrm{~A}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 2500 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 7.7 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 8.1 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation. |
| Tracking Resistance (Comparative Tracking Index) Isolation Group | CTI | $>175$ <br> Illa | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |
| Maximum Working Voltage Compatible with 50 Years Service Life | VIorm | 565 | $\checkmark$ peak | Continuous peak voltage across the isolation barrier |

## RECOMMENDED OPERATING CONDITIONS

All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

Table 5.

| Parameter | Symbol | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | Unit |  |  |
| Supply Voltages | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | -40 |  | +105 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |
| Input Signal Rise and Fall Times |  | 4.5 |  | 5.5 |

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {ST }}$ ) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}\left(\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)$ | -0.5 V to +7.0 V |
| Input Voltages ${ }^{1}\left(\mathrm{~V}_{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{1 C}, \mathrm{~V}_{\text {II }}, \mathrm{V}_{\text {IE }}\right)$ | -0.5 V to $\mathrm{V}_{\text {DII }}+0.5 \mathrm{~V}$ |
| Output Voltages ${ }^{1}\left(\mathrm{~V}_{\text {OA, }}, \mathrm{V}_{\text {OB, }}, \mathrm{V}_{\text {OC, }} \mathrm{V}_{\text {Od, }} \mathrm{V}_{\text {OE }}\right.$ ) | -0.5 V to $\mathrm{V}_{\text {DDO }}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{2}$ |  |
| Side 1 (loı) | -18 mA to +18 mA |
| Side 2 ( $\mathrm{loz}^{2}$ ) | -22 mA to +22 mA |
| Common-Mode Transients ${ }^{3}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ See Figure 3 for maximum rated current values for various temperatures.
${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| $\mathrm{V}_{\mathrm{DD} 1} 1$ | ADuM1510 TOP VIEW (Not to Scale) | 16 v D2 |
| :---: | :---: | :---: |
| $\mathrm{GND}_{1} * 2$ |  | $15 \mathrm{GND}_{2}{ }^{*}$ |
| $V_{1 A}{ }^{3}$ |  | 14 V OA |
| $\mathrm{V}_{18}$-4 |  | $13 \mathrm{~V}_{\text {OB }}$ |
| $V_{1 C} 5$ |  | 12 V Oc |
| $\mathrm{V}_{\text {ID }} 6$ |  | 11 voD |
| $\mathrm{V}_{\text {IE }} 7$ |  | 10 V OE |
| $\mathrm{GND}_{1}{ }^{\text {* }} 8$ |  | $9 \mathrm{GND}_{2}{ }^{*}$ |

*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND ${ }_{1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND 2 IS RECOMMENDED.

Figure 2. Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1 (4.5 V to 5.5 V). |
| 2, 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V_{\text {ID }}$ | Logic Input D. |
| 7 | $\mathrm{V}_{\text {IE }}$ | Logic Input E. |
| 9, 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 10 | Voe | Logic Output E. |
| 11 | $V_{\text {OD }}$ | Logic Output D. |
| 12 | Voc | Logic Output C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | $\mathrm{V}_{\text {OA }}$ | Logic Output A. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2 (4.5 V to 5.5 V). |

Table 8. Truth Table (Positive Logic)

| $V_{1 x}$ Input ${ }^{1}$ | $V_{\text {DD } 1}$ State | VDD2 State | Vox Output ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | H | Normal operation, data is high. |
| L | Powered | Powered | L | Normal operation, data is low. |
| X | Unpowered | Powered | L | Input unpowered. Outputs return to input state within $1 \mu \mathrm{~S}$ of $\mathrm{V}_{\mathrm{DD} 1}$ power restoration. See the Power-Up/Power-Down Considerations section for more details. |
| X | Powered | Unpowered | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DD} 2}$ power restoration. See the Power-Up/Power-Down Considerations section for more details. |

[^0]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10


Figure 4. Typical Input Supply Current per Channel vs. Data Rate


Figure 5. Typical Output Supply Current per Channel vs. Data Rate (No Output Load)


Figure 6. Typical Output Supply Current per Channel vs. Data Rate (15 pF Output Load)


Figure 7. Typical Total VDD1 Supply Current vs. Data Rate


Figure 8. Typical Total VDD2 Supply Current vs. Data Rate (15 pF Output Load)

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM1510 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 9). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{\text {DDI }}$ and between Pin 15 and Pin 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side is connected close to the package.


Figure 9. Recommended PCB Layout
See the AN-1109 Application Note for board layout guidelines.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output.


Figure 10. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.
Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM1510 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs among multiple ADuM1510 components operated under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output.

If the decoder receives no pulses for more than approximately $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit (see Table 8).
The limitation on the magnetic field immunity of the device is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The analysis below defines such conditions. In the following analysis, the ADuM1510 is examined in a 3 V operating condition because it represents the most susceptible mode of operation of all products in its product family.
The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold of approximately 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \Sigma \pi r_{n}^{2} ; n=1,2, \ldots N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$r_{n}$ is the radius of the nth turn in the receiving coil ( cm ).
$N$ is the number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM1510 and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field can be calculated, as shown in Figure 11.


Figure 11. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), the received pulse is reduced from $>1.0 \mathrm{~V}$ to 0.75 V , still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1510 transformers. Figure 12 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen in Figure 12, the ADuM1510 is extremely immune and is affected only by extremely large currents operated at high frequency and very close to the component. For example, at a magnetic field frequency of 1 MHz , a 0.5 kA current would need to be placed 5 mm away from the ADuM1510 to affect the operation of the component.


Figure 12. Maximum Allowable Current for Various Current-to-ADuM1510 Spacings
Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM1510 isolator is a function of the supply voltage, the channel data rate, and the channel output load.
For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I}(Q) & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D O}=I_{D D O}(Q) & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O(D)}+C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} & f \leq 0.5 f_{r}
\end{array}
$$

where:
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 4 and Figure 5 provide per-channel supply currents as a function of the data rate for an unloaded output condition. Figure 6 provides perchannel supply current as a function of the data rate for a 15 pF output condition. Figure 7 and Figure 8 provide total $\mathrm{I}_{\mathrm{DDI}}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of the data rate for ADuM1510 products.

## POWER-UP/POWER-DOWN CONSIDERATIONS

Given that the ADuM1510 has separate supplies on each side of the isolation barrier, the power-up and power-down characteristics relative to each supply voltage need to be considered individually.

As shown in Table 8, when $V_{\text {DDI }}$ input power is off, the ADuM1510 outputs take on a default low logic condition. As the VDDI supply is increased or decreased, the output of each channel transitions from/to the default condition to/from the state matching its respective signals (see Figure 13 and Figure 14).


Figure 13. V $V_{D 1}$ Power-Up/Power-Down Characteristics, Input Data $=$ High


Figure 14. $V_{D D 1}$ Power-Up/Power-Down Characteristics, Input Data $=$ Low
When $\mathrm{V}_{\mathrm{DD} 1}$ crosses the threshold for activating the refresh circuit (approximately 2 V ), there can be a delay of up to $2 \mu \mathrm{~s}$ before the output is updated to the correct state, depending on the timing of the next refresh pulse. When $V_{D D 1}$ is reduced from an on state below the 2 V threshold, there can be a delay of up to $5 \mu$ s before the output takes on its default low state. This corresponds to the duration that the watchdog timer circuit at the input is designed to wait before triggering an output default state.
When the $\mathrm{V}_{\mathrm{DD} 2}$ output supply is below the level at which the ADuM1510 output transistors are biased (approximately 1 V ), the outputs take on a high impedance state.

When $\mathrm{V}_{\mathrm{DD} 2}$ is above a value of approximately 2 V , each channel output takes on a state matching that of its respective input. Between the values of 1 V and 2 V , the outputs are set low. This behavior is shown in Figure 15 and Figure 16.


Figure 15. VDD2 Power-Up/Power-Down Characteristics, Input Data $=$ High


Figure 16. VDD2 Power-Up/Power-Down Characteristics, Input Data = Low

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model ${ }^{1}$ | Number of Inputs, $V_{\text {DD } 1}$ Side | Number of Inputs, $V_{D D 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1510BRWZ | 5 | 0 | 10 | 50 | 5 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| ADuM1510BRWZ-RL | 5 | 0 | 10 | 50 | 5 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13"Tape and Reel | RW-16 |

[^1]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Isolators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
SI8380P-IUR CA-IS3760LW IL514E IL515E IL611-1E IL612A-3E IL711-1E IL711-2E IL721VE IL814TE ADN4652BRSZ-RL7
ADUM1441ARSZ ADUM1447ARSZ ADUM1447ARSZ-RL7 ADUM230D0BRIZ-RL ADUM230E1BRIZ-RL ISO7820DW
ADUM1440ARSZ ADUM1445ARSZ ADUM1246ARSZ-RL7 ADUM231E0BRWZ-RL ADUM4150ARIZ-RL ADUM4150BRIZ-RL ADUM5211ARSZ-RL7 IL3522E IL510-1E IL610-1E IL611-2E IL613-3E IL716-1E ISO7342CDWR ISO7810FDW ISO7820FDW IL6113E ADN4655BRWZ ADUM2211SRIZ-RL ADUM3471CRSZ-RL7 ADUM3473ARSZ ADUM6210ARSZ ADUM1446ARSZ-RL7 ADN4650BRWZ-RL7 ADUM7641ARQZ ADUM7643CRQZ ADUM7643CRQZ-RL7 ADM2582EBRWZ-REEL7 ADM2587EBRWZREEL7 ADM3251EARWZ-REEL ADM3252EABCZ ADN4651BRWZ ADN4652BRSZ


[^0]:    ${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C, D$, or $\left.E\right)$.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

