## Data Sheet

## FEATURES

### 4.0 A output short-circuit pulsed current Isolated working voltage

Secondary side to input side: 537 V
High frequency operation: 1 MHz maximum
3.3 V to 5 V input logic
4.5 V to 18 V output drive

Undervoltage lockout (UVLO): 2.8 V VDD
Precise timing characteristics
64 ns maximum isolator and driver propagation delay
Complementary metal oxide semiconductor (CMOS) input logic levels
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V} / \mu \mathrm{s}$
High junction temperature operation: $125^{\circ} \mathrm{C}$
Default low output
Safety and regulatory approvals (pending)
UL recognition per UL 1577
3000 V rms for 1 minute SOIC long package
CSA Component Acceptance Notice 5A
VDE certificate of conformity (pending)
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
Maximum working insulation voltage ( $\mathrm{V}_{\text {IORM }}$ ) $=560 \mathrm{~V}$ peak
Narrow body, 8-lead SOIC

## APPLICATIONS

## Switching power supplies

Isolated gate bipolar transistors (IGBT)/MOSFET gate drives Industrial inverters

## GENERAL DESCRIPTION

The ADuM3123 ${ }^{1}$ is a 4.0 A isolated, single channel driver that employs Analog Devices, Inc., $i$ Coupler ${ }^{\circledR}$ technology to provide precision isolation. The ADuM3123 provides 3000 V rms isolation in the narrow-body, 8-lead SOIC package. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as the combination of pulse transformers and gate drivers.
The ADuM3123 operates with an input supply ranging from 3.0 V to 5.5 V , providing compatibility with lower voltage systems. In comparison to gate drivers employing high voltage level translation methodologies, the ADuM3123 offers the benefit of true, galvanic isolation between the input and the output. The output can continuously operate up to 380 V rms relative to the input.

As a result, the ADuM3123 provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive and negative switching voltages.
${ }^{1}$ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239. Other patents pending.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-5 V Operation .....  3
Electrical Characteristics-3.3 V Operation .....  5
Package Characteristics ..... 6
Insulation and Safety Related Specifications ..... 6
Regulatory Information .....  .6
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 7
Recommended Operating Conditions ..... 7
Absolute Maximum Ratings .....  8
ESD Caution .....  8
Pin Configuration and Function Descriptions .....  9
Typical Performance Characteristics. ..... 10
Applications Information ..... 12
Printed Circuit Board (PCB) Layout ..... 12
Propagation Delay Related Parameters ..... 12
Thermal Limitations and Switch Load Characteristics. ..... 12
Output Load Characteristics ..... 12
DC Correctness and Magnetic Field Immunity ..... 13
Power Consumption ..... 14
Insulation Lifetime ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15

## REVISION HISTORY

## 7/15-Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}$, and $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 18 \mathrm{~V}$, unless stated otherwise. All minimum/ maximum specifications apply over $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All typical specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$. Switching specifications are tested with CMOS signal levels.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | IDDI(O) |  | 1.4 | 2.4 | mA |  |
| Output Supply Current, Quiescent | IDDo(Q) |  | 2.3 | 3.7 | mA |  |
| Supply Current at 1 MHz |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 |  | 1.6 | 2.5 | mA | Up to 1 MHz , no load |
| $V_{\text {DD2 }}$ Supply Current | IDD2 |  | 5.6 | 8.0 | mA | Up to 1 MHz , no load |
| Input Currents | $1 /$ | -1 | +0.01 | +1 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD} 1}$ |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\text {DD } 1}$ |  |  | V |  |
| Logic Low | VIL |  |  | $0.3 \times \mathrm{VDD1}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {OH }}$ | $\mathrm{V}_{\mathrm{DD} 2}-0.1$ | $\mathrm{V}_{\mathrm{DD} 2}$ |  | V | $\mathrm{V}_{\mathrm{O}}=-20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{H}}$ |
| Logic Low | VoL |  | 0.0 | 0.15 | V | $\mathrm{V}_{\mathrm{O}}=+20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{LL}}$ |
| Undervoltage Lockout, VDD1 Supply |  |  |  |  |  |  |
| Positive Going Threshold | VDDIUV+ |  | 2.8 |  | V |  |
| Negative Going Threshold | V DDIUV- |  | 2.6 |  | V |  |
| Hysteresis | VDDIUVH |  | 0.2 |  | V |  |
| Undervoltage Lockout, $\mathrm{V}_{\text {DD2 }}$ Supply |  |  |  |  |  |  |
| Positive Going Threshold | $\mathrm{V}_{\text {DD2UV+ }}$ |  | 4.1 | 4.4 | V | A Grade |
|  |  |  | 6.9 | 7.4 | V | B Grade |
|  |  |  | 10.5 | 11.1 | V | C Grade |
| Negative Going Threshold | $\mathrm{V}_{\text {DD2UV- }}$ | 3.2 | 3.6 |  | V | A Grade |
|  |  | 5.7 | 6.2 |  | V | B Grade |
|  |  | 9.0 | 9.6 |  | V | C Grade |
| Hysteresis | VDD2UVH |  | 0.5 |  | V | A Grade |
|  |  |  | 0.7 |  | V | B Grade |
|  |  |  | 0.9 |  | V | C Grade |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | lo(SC) | 2.0 | 4.0 |  | A | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Source Resistance | Ron_p | 0.25 | 0.95 | 1.5 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}, I_{V_{0}}=-250 \mathrm{~mA}$ |
| Output Sink Resistance | Ron_n | 0.55 | 0.6 | 1.35 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}, I_{V_{o}}=250 \mathrm{~mA}$ |
| THERMAL SHUTDOWN TEMPERATURES |  |  |  |  |  |  |
| Junction Temperature Shutdown |  |  |  |  |  |  |
| Rising Edge | $\mathrm{T}_{\text {JR }}$ |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Falling Edge | $\mathrm{T}_{\mathrm{JF}}$ |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  | See Figure 17 |
| Pulse Width ${ }^{2}$ | PW | 50 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | MHz | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {DHL }}, \mathrm{t}_{\text {DLH }}$ | 19 | 40 | 62 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| ADuM3123 A Grade |  | 25 | 46 | 68 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$ |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 12 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Rise Time/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | 1 | 12 | 24 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Supply Current |  |  |  |  |  |  |
| Dynamic Input | IDDI(D) |  | 0.05 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Dynamic Output | $\mathrm{IDDO}(\mathrm{D})$ |  | 1.65 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |

[^0]
## ADuM3123

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}$, and $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 18 \mathrm{~V}$, unless stated otherwise. All minimum/ maximum specifications apply over $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All typical specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1}}=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$. Switching specifications are tested with CMOS signal levels.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | IDDI(Q) |  | 0.87 | 1.4 | mA |  |
| Output Supply Current, Quiescent | IDD2(Q) |  | 2.3 | 3.7 | mA |  |
| Supply Current at 1 MHz |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 |  | 1.1 | 1.5 | mA | Up to 1 MHz , no load |
| $V_{\text {DD2 }}$ Supply Current | IDD2 |  | 5.6 | 8.0 | mA | Up to 1 MHz , no load |
| Input Currents | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD} 1}$ |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{HH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ |  |  | V |  |
| Logic Low | VIL |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DD2 } 2}-0.1$ | $\mathrm{V}_{\mathrm{DD} 2}$ |  | V | $\mathrm{V}_{\mathrm{O}}=-20 \mathrm{~mA}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{H}}$ |
| Logic Low | VoL |  | 0.0 | 0.15 | V | $\mathrm{V}_{\mathrm{o}}=+20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ |
| Undervoltage Lockout, VDD1 Supply |  |  |  |  |  |  |
| Positive Going Threshold | VDDIUV+ |  | 2.8 |  | V |  |
| Negative Going Threshold | VDDIUV- |  | 2.6 |  | V |  |
| Hysteresis | $V_{\text {DDIUVH }}$ |  | 0.2 |  | V |  |
| Undervoltage Lockout, VDD2 Supply |  |  |  |  |  |  |
| Positive Going Threshold | VDD2UV+ |  | 4.1 | 4.4 | V | A Grade |
|  |  |  | 6.9 | 7.4 | V | B Grade |
|  |  |  | 10.5 | 11.1 | V | C Grade |
| Negative Going Threshold | $V_{\text {DD2UV- }}$ | 3.2 | 3.6 |  | V | A Grade |
|  |  | 5.7 | 6.2 |  | V | B Grade |
|  |  | 9.0 | 9.6 |  | V | C Grade |
| Hysteresis | VDD2UVH |  | 0.5 |  | V | A Grade |
|  |  |  | 0.7 |  | V | B Grade |
|  |  |  | 0.9 |  | V | C Grade |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | lo(sc) | 2.0 | 4.0 |  | A | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Source Resistance | Ron_p | 0.25 | 0.95 | 1.5 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}, I_{V_{0}}=-250 \mathrm{~mA}$ |
| Output Sink Resistance | Ron_n | 0.55 | 0.6 | 1.35 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}, I_{V_{o}}=250 \mathrm{~mA}$ |
| THERMAL SHUTDOWN TEMPERATURES |  |  |  |  |  |  |
| Junction Temperature Shutdown |  |  |  |  |  |  |
| Rising Edge | TJR |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Falling Edge | $\mathrm{T}_{\mathrm{JF}}$ |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |  |

## ADuM3123

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  | See Figure 17 |
| Pulse Width ${ }^{2}$ | PW | 50 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | MHz | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {DHL, }} \mathrm{t}_{\text {DLH }}$ | 25 | 44 | 64 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| ADuM3123 A Grade |  | 28 | 49 | 71 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$ |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 12 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | 1 | 12 | 24 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Dynamic Input Supply Current | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.05 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Dynamic Output Supply Current | ldDo (D) |  | 1.65 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |

${ }^{1}$ Short-circuit duration less than $1 \mu$ s. Average power must conform to the limits shown in the Absolute Maximum Ratings section.
${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.
${ }^{3}$ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.
${ }^{4} t_{\text {DHL }}$ propagation delay is measured from the input falling logic low threshold, $\mathrm{V}_{\mathrm{IL}}$, to the output falling $90 \%$ threshold of the $\mathrm{V}_{\mathrm{O}}$ signal. $\mathrm{t}_{\mathrm{LL}}$ propagation delay is measured from the time of the input rising logic high threshold, $\mathrm{V}_{\mathbb{H}}$, to the output rising $10 \%$ level of the $\mathrm{V}_{\mathrm{O}}$ signal. See Figure 17 for waveforms of propagation delay parameters.
${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst case difference in $\mathrm{t}_{\mathrm{DLH}}$ and/or $\mathrm{t}_{\mathrm{DHL}}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 17 for waveforms of propagation delay parameters.

## PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Test Conditions/Comments |  |  |  |  |  |
| Resistance (Input to Output) | $\mathrm{R}_{-\mathrm{O}}$ | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input to Output) | $\mathrm{C}_{⿺-\mathrm{O}}$ | 2.0 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |
| Input Capacitance | $\mathrm{C}_{1}$ | 4.0 | pF |  |  |
| IC Thermal Resistance, Junction to Ambient | $\theta_{\mathrm{JA}}$ |  | 95 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 4.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 3000 | 3.9 min | Vm |
| Minimum External Air Gap (Clearance) | L(I02) | 3.9 min | mm | measured from input terminals to output terminals, <br> shortest distance through air <br> Measured from input terminals to output terminals, <br> shortest distance path along body |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Distance through insulation |
| Minimum Internal Gap (Internal Clearance) | CTI | $>400$ | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |
| Tracking Resistance (Comparative Tracking Index) <br> Isolation Group |  | II |  | Mater |

## REGULATORY INFORMATION

The ADuM3123 is pending approval by the organizations listed in Table 5.
Table 5.

| UL | CSA | VDE |
| :--- | :--- | :--- |
| Recognized under UL 1577 Component | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN V VDE V |
| $\quad$ Recognition Program |  |  |

## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk $\left(^{*}\right.$ ) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | Ito IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method b1 | $V_{\text {IORM }} \times 1.875=V_{\text {PR, }}, 100 \%$ production test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method a | $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {pd }(m)}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | V ${ }_{\text {отм }}$ | 4242 | $\checkmark$ peak |
| Surge Isolation Voltage | $V_{\text {Peak }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~S}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIoSM | 6000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 2) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Safety Total Dissipated Power |  | Ps | 1.31 | W |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 2. ADuM3123 Thermal Derating Curve, Dependence of SafetyLimiting Values on Case Temperature, per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 7.

| Parameter | Symbol | Value |
| :---: | :---: | :---: |
| Operating Junction Temperature Supply Voltages ${ }^{1}$ | TJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  |  |  |
|  | $\mathrm{V}_{\mathrm{DD} 1}$ | 3.0 V to 5.5 V |
|  | $\mathrm{V}_{\mathrm{DD} 2}$ | 4.5 V to 18 V |
| Maximum Input Signal Rise/Fall Times | tvia, tvib | 1 ms |
| Common-Mode Transient Static ${ }^{2}$ |  | $\begin{aligned} & -50 \mathrm{kV} / \mu \mathrm{s} \text { to } \\ & +50 \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| Dynamic Common-Mode Transient Immunity ${ }^{3}$ |  | $\begin{aligned} & -25 \mathrm{kV} / \mu \mathrm{s} \text { to } \\ & +25 \mathrm{kV} / \mu \mathrm{s} \\ & \hline \end{aligned}$ |

${ }^{1}$ All voltages are relative to their respective ground. See the Applications Information section for information on immunity to external magnetic fields.
${ }^{2}$ Static common-mode transient immunity is defined as the largest $\mathrm{dv} / \mathrm{dt}$ between $\mathrm{GND}_{1}$ and $\mathrm{GND}_{2}$ with inputs held either high or low such that the output voltage remains either above $0.8 \times \mathrm{V}_{\mathrm{DD} 2}$ for $\mathrm{V}_{1}=$ high, or 0.8 V for $\mathrm{V}_{\mathrm{I}}=$ low. Operation with transients above recommended levels can cause momentary data upsets.
${ }^{3}$ Dynamic common-mode transient immunity is defined as the largest $\mathrm{dv} / \mathrm{dt}$ between $\mathrm{GND}_{1}$ and $\mathrm{GND}_{2}$ with switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 8.

| Parameter | Symbol | Rating |
| :---: | :---: | :---: |
| Storage Temperature Range | $\mathrm{T}_{\text {st }}$ | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | TJ | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | $\begin{aligned} & -0.3 \mathrm{~V} \text { to }+6.0 \mathrm{~V} \\ & -0.3 \mathrm{~V} \text { to }+20 \mathrm{~V} \end{aligned}$ |
| Input Voltage ${ }^{1,2}$ | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 V to $\mathrm{V}_{\mathrm{DDI}}+0.3 \mathrm{~V}$ |
| Output Voltage ${ }^{1,2}$ | Vout | -0.3 V to $\mathrm{V}_{\text {DDO }}+0.3 \mathrm{~V}$ |
| Average Output Current per Pin | lout | -35 mA to +35 mA |
| Common-Mode Transients ${ }^{3}$ | $\mathrm{C}_{\text {MH, }}, \mathrm{C}_{\text {ML }}$ | $\begin{aligned} & -100 \mathrm{kV} / \mu \mathrm{s} \text { to } \\ & +100 \mathrm{kV} / \mu \mathrm{s} \end{aligned}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} \mathrm{~V}_{D D I}$ and $\mathrm{V}_{\text {DDO }}$ refer to the supply voltages on the input and output sides of a given channel, respectively.
${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the Absolute Maximum Ratings can cause latch-up or permanent damage.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 9. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage |  |  | 50 -year minimum <br> lifetime |
| Bipolar Waveform 565 <br> Vnipolar Waveform 1131 | V peak |  |  |
| DC Voltage | 1131 | V peak | 50 -year minimum <br> lifetime |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION


ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Truth Table (Positive Logic) ${ }^{1}$

| DISABLE | $V_{\text {I }}$ Input | $\mathrm{V}_{\text {DD } 1}$ State | $\mathrm{V}_{\text {DD } 2}$ State | Vo Output | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | Powered | Powered | L | Outputs return to the input state within $1 \mu \mathrm{~s}$ of DISABLE set to low |
| L | H | Powered | Powered | H | Outputs return to the input state within $1 \mu \mathrm{~s}$ of DISABLE set to low |
| H | X | Powered | Powered | L | Outputs take on default low state within $3 \mu$ of DISABLE set to high |
| L | L | Unpowered | Powered | L | Output returns to the input state within $1 \mu \mathrm{~s}$ of $V_{D D 1}$ power restoration |
| X | X | Powered | Unpowered | Indeterminate | Outputs return to the input state within $50 \mu$ of $\mathrm{V}_{\mathrm{DD} 2}$ power restoration |

[^1]
## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 11. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VDD1 | Supply Voltage for Isolator Side 1. |
| 2 | V $_{1}$ | Gate Drive Input. |
| 3 | DISABLE | Disable. Connect to Logic Low to Enable. |
| 4 | GND $_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 5 | GND $_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| 6 | NIC $^{7}$ | Not Internally Connected. |
| 7 | Vo $^{2}$ | Gate Drive Output. |
| 8 | VDD2 | Supply Voltage for Isolator Side 2. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Input to Output Waveform for $2 n F$ Load, $3.6 \Omega$ Series Gate Resistor with 12 V Output Supply


Figure 5. Input to Output Waveform for $2 n F$ Load, $0 \Omega$ Series Gate Resistor with 12 V Output Supply


Figure 6. DISABLE to Output Waveform for 2 nF Load, $3.6 \Omega$ Resistor with 12 V Output Supply, $V_{I}=V_{D D 1}$


Figure 7. Typical VDD1 Delay to Output Waveform, $V_{I}=V_{D D 1}$


Figure 8. Typical IDD1 Current vs. Frequency


Figure 9. Typical IDD2 Current vs. Frequency with 2 nF Load


Figure 10. Typical Propagation Delay vs. Input Supply Voltage,
$V_{D D 2}=12 \mathrm{~V}$


Figure 11. Typical Propagation Delay vs. Output Voltage, $V_{D D I}=5 \mathrm{~V}$


Figure 12. Typical Rise and Fall Time vs. Output Supply Voltage


Figure 13. Typical Peak Output Current vs. Output Voltage, $1.2 \Omega$ Series Resistance


Figure 14. Typical Output Resistance (Roson) vs. Output Voltage


Figure 15. Typical Output Resistance $\left(R_{D S O N}\right)$ vs. Temperature, $V_{D D 2}=12 \mathrm{~V}$

## APPLICATIONS INFORMATION

## PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM3123 digital isolator requires no external interface circuitry for the logic interface. Power supply bypassing is required at the input and output supply pins, as shown in Figure 16. Use a small ceramic capacitor with a value between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ to provide a good high frequency bypass.
In addition, on the output power supply pins ( $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ ), it is recommended to add a $10 \mu \mathrm{~F}$ capacitor in parallel to provide the charge required to drive the gate capacitance at the ADuM3123 outputs. When using lower value capacitors for decoupling, ensure that voltage drop during switching transients are acceptable. The required decoupling is a function of the gate capacitance being driven vs. the acceptable voltage drop. On the output supply pin, avoid bypass capacitor use of vias or employ multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 20 mm . Place bypass capacitors as near to the device as possible for the best performance.


Figure 16. Recommended PCB Layout

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM3123 specifies tDLH (see Figure 17) as the time between the rising input high logic threshold, $\mathrm{V}_{\mathrm{IH}}$, to the output rising $10 \%$ threshold of the $\mathrm{V}_{0}$ signal. Likewise, the falling propagation delay, $\mathrm{t}_{\mathrm{DHL}}$, is defined as the time between the input falling logic low threshold, $\mathrm{V}_{\text {IL }}$, and the output falling $90 \%$ threshold of the Vo signal. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.


Figure 17. Propagation Delay Parameters
Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3123 components operating under the same conditions.

## THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the device, and heat is, therefore, dissipated mainly through the package pins.
The effective load capacitance being driven, switching frequency, operating voltage, and external series resistance primarily drives the power dissipation within the device. To calculate the power dissipation within each channel, use the following equation:

$$
P_{D I S S}=C_{E F F} \times\left(V_{D D 2}\right)^{2} \times f_{S W} \times \frac{R_{D S O N}}{R_{D S O N}+R_{G A T E}}
$$

where:
$C_{E F F}$ is the effective capacitance of the load.
$V_{D D 2}$ is the secondary side voltage.
$f_{S W}$ is the switching frequency.
$R_{\text {DSON }}$ is the internal resistance of the ADuM3123 (R ON_P , R Ron_s $)$.
$R_{\text {GATE }}$ is the external gate resistor.
To find temperature rise above ambient temperature, multiply the total power dissipation by $\theta_{\mathrm{JA}}$, which is then added to the ambient temperature to find the approximate internal junction temperature of the ADuM3123.
Each of the ADuM3123 isolator outputs has a thermal shutdown protection function. This function sets an output to a logic low level when the rising junction temperature typically reaches $150^{\circ} \mathrm{C}$ and turns back on after the junction temperature has fallen from the shutdown value by about $10^{\circ} \mathrm{C}$.

## OUTPUT LOAD CHARACTERISTICS

The ADuM3123 output signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N -channel MOSFET load can be modeled with a switch output resistance ( $\mathrm{R}_{\mathrm{sw}}$ ), an inductance due to the PCB trace ( $\mathrm{L}_{\text {trace }}$ ), a series gate resistor ( $\mathrm{R}_{\mathrm{GATE}}$ ), and a gate to source capacitance ( $\mathrm{C}_{\mathrm{GS}}$ ), as shown in Figure 18.


Figure 18. RLC Model of the Gate of an N-Channel MOSFET
$\mathrm{R}_{\text {sw }}$ is the switch resistance of the internal ADuM3123 driver output ( $0.95 \Omega$ typical for source and $0.6 \Omega$ typical for sink). $\mathrm{R}_{\text {GATE }}$ is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4.0 A gate driver has a typical intrinsic gate resistance of about $1 \Omega$ and a gate to source capacitance ( $\mathrm{C}_{\mathrm{Gs}}$ ) of between 2 nF and 10 nF . Ltrace is the inductance of the PCB trace, typically a value of 5 nH or less for a well designed layout with a very short and wide connection from the ADuM3123 output to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM3123 output responds to a step change. For a well damped output, Q is less than one. Adding a series gate resistance dampens the output response.

$$
Q=\frac{1}{\left(R_{S W}+R_{G A T E}\right)} \times \sqrt{\frac{L_{T R A C E}}{C_{G S}}}
$$

To reduce output ringing, add a series gate resistance to dampen the response. For applications using a load of 1 nF or less, add a series gate resistor of about $5 \Omega$. It is recommended that the Q factor be below 1 , which results in a damped system, with a value of 0.7 as the recommended target.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than $1 \mu \mathrm{~s}$ (typical) at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.
If the decoder receives no internal pulses for more than about $3 \mu \mathrm{~s}$ (typical), the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The limitation on the ADuM3123 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3123 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2}, n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM3123 and an imposed requirement that the induced voltage is at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 19.


Figure 19. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This induced voltage level is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from $>1.0 \mathrm{~V}$ to 0.75 V , still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3123 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3123 is immune and only affected by extremely large currents operated at a high frequency and near to the component. For the 1 MHz example, place a 0.5 kA current 5 mm away from the ADuM3123 to affect the operation of the component.


Figure 20. Maximum Allowable Current for Various Current to ADuM3123 Spacings

## ADuM3123

## POWER CONSUMPTION

The supply current at a given channel of the ADuM3123 isolator is a function of the supply voltage, channel data rate, and channel output load.

For the input side, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}
\end{array}
$$

For the output side, the supply current is given by

$$
\begin{aligned}
& I_{D D O}=I_{D D O(Q)} f \leq 0.5 f_{r} \\
& I_{D D O}=\left(I_{D D O(D)}+(0.5) \times C_{L} V_{D D 2}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
& \quad f>0.5 f_{r}
\end{aligned}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D 2}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled.

Figure 8 provides the total input $\mathrm{I}_{\mathrm{DDI} 1}$ supply current as a function of frequency for the input channel. Figure 9 provides the total $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of frequency for the output loaded with 2 nF capacitance.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3123.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown in Table 9 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition. In many cases, the approved working voltage is higher than the 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM3123 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.
A bipolar ac voltage environment is the worst case for the $i$ Coupler products and is the 50 -year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. The lower stress of the unipolar or dc voltage allows operation at higher working voltages while still achieving a 50 -year service life. Treat any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 as a bipolar ac waveform, and limit its peak voltage to the 50 -year lifetime voltage value listed in Table 9.
Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .


Figure 21. Bipolar AC Waveform
RATED PEAK VOLTAGE


Figure 22. Unipolar AC Waveform

> RATED PEAK VOLTAGE



## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | No. of <br> Channels | Output Peak <br> Current (A) | Minimum Output <br> Voltage (V) | Temperature <br> Range | Package Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020} \underline{6131-204-23149 \mathrm{P}}$ 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P


[^0]:    ${ }^{1}$ Short-circuit duration less than $1 \mu$. Average power must conform to the limits shown in the Absolute Maximum Ratings section.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.
    ${ }^{4} \mathrm{t}_{\text {DHL }}$ propagation delay is measured from the input falling logic low threshold, $\mathrm{V}_{\text {IL }}$, to the output falling $90 \%$ threshold of the $\mathrm{V}_{\mathrm{O}}$ signal. $\mathrm{t}_{\mathrm{DLH}}$ propagation delay is measured from the time of the input rising logic high threshold, $\mathrm{V}_{\mathbf{H}}$, to the output rising $10 \%$ level of the $\mathrm{V}_{\mathrm{o}}$ signal. See Figure 17 for waveforms of propagation delay parameters.
    ${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst case difference in $t_{D L H}$ and/or $t_{\text {DHL }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 17 for waveforms of propagation delay parameters.

[^1]:    ${ }^{1} \mathrm{X}$ is don't care, L is low, and H is high.

