## Data Sheet

## FEATURES

## Isolated high-side and low-side outputs <br> Working voltage

High side or low side relative to input: $\pm 350 \mathrm{~V}$ peak
High side/low side differential: 350 V peak

## 4 A peak output current

High frequency operation: 1 MHz maximum
High common-mode transient immunity: >25 kV/ $\mu \mathrm{s}$
High temperature operation: $105^{\circ} \mathrm{C}$
Narrow body, 16-lead SOIC
Safety and regulatory approvals
UL recognition
1000 V rms for 1 minute per UL 1577

## APPLICATIONS

Isolated IGBT/MOSFET gate drives
Plasma displays
Industrial inverters
Switching power supplies

## GENERAL DESCRIPTION

The ADuM $7234^{1}$ is an isolated, half-bridge gate driver that uses the Analog Devices, Inc., iCoupler ${ }^{\bullet}$ technology to provide independent and isolated high-side and low-side outputs. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to optocoupler-based solutions.

By avoiding the use of LEDs and photodiodes, this iCoupler gate drive device is able to provide precision timing characteristics not possible with optocouplers. Furthermore, the reliability and performance stability problems associated with optocoupler LEDs are avoided.

In comparison to gate drivers that use high voltage level translation methodologies, the ADuM7234 offers the benefit of true, galvanic isolation between the input and each output and between each input. Each output can be operated at up to $\pm 350$ V peak relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high side and low side can be as high as 350 V peak.
As a result, the ADuM7234 provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

## FUNCTIONAL BLOCK DIAGRAM


${ }^{1}$ Protected by U.S. Patents 5,952,849 and 6,291,907.

## TABLE OF CONTENTS

Features1
Applications ..... 1
General Description .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Package Characteristics .....  4
Insulation and Safety-Related Specifications .....  4
Recommended Operating Conditions .....  4
REVISION HISTORY
2/13—Rev. A to Rev. B
Created Hyperlink for Safety and Regulatory ApprovalsEntry in Features Section 1
Change to Table 5 ..... 4
Regulatory Information ..... 4
Absolute Maximum Ratings .....  5
ESD Caution .....  5
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Applications Information .....  8
Common-Mode Transient Immunity .....  8
Insulation Lifetime .....  9
Outline Dimensions ..... 10
Ordering Guide ..... 10

## 1/10-Revision A: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

All voltages are relative to their respective grounds. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDI}} \leq 5.5 \mathrm{~V}, 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDA}} \leq 18 \mathrm{~V}$, and $12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDB}} \leq 18 \mathrm{~V}$. All minimum/ maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDI}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDA}}=15 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DDB}}=15 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/ Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | IDDI(Q) |  | 1.0 | 2.2 | mA |  |
| Output Supply Current A or Output Supply Current B, Quiescent | $\mathrm{IIDA}(0)^{\text {, }} \mathrm{IDBB}(0)$ |  | 1.5 | 3.2 | mA |  |
| Input Supply Current, 2 Mbps | $\mathrm{I}_{\text {DII (2) }}$ |  | 1.4 | 3.0 | mA |  |
| Output Supply Current A or Output Supply Current B, 2 Mbps | $\mathrm{ILDA}(2),^{\mathrm{IDDB}(2)}$ |  | 22 | 30 | mA | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |
| Input Currents |  | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{\text {DISABLE }} \leq \mathrm{V}_{\text {DD } 1}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |  |
| Logic High Output Voltages | Vоан, V овн | $\begin{aligned} & V_{\text {DDA }}-0.15, \\ & V_{\text {DDB }}-0.15 \end{aligned}$ | $V_{\text {DDA }}, V_{\text {dib }}$ |  | V | $\mathrm{I}_{\text {OA, }} \mathrm{IOB}^{\text {a }}=-20 \mathrm{~mA}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl }}$ |  |  | 0.15 | V | $\mathrm{I}_{\mathrm{OA},} \mathrm{l}_{\mathrm{OB}}=20 \mathrm{~mA}$ |
| Undervoltage Lockout, VdDA or Vidb Supply | UVLO |  |  |  |  |  |
| Positive-Going Threshold | $\mathrm{V}_{\text {DDBUV }+}$ | 8.0 | 8.9 | 9.8 | V |  |
| Negative-Going Threshold | $V_{\text {DDBUV- }}$ | 7.4 | 8.2 | 9.0 | V |  |
| Hysteresis | V ${ }_{\text {dobuv }}$ | 0.3 | 0.7 |  | V |  |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | $\mathrm{loa}(\mathrm{SC}), \mathrm{lob}(\mathrm{SC})$ | 2.0 | 4.0 |  | A |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns |  |
| Maximum Switching Frequency ${ }^{3}$ |  | 2 |  |  | Mbps |  |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }}$ tPLH | 130 | 160 | 200 | ns |  |
| Change vs. Temperature |  |  | 130 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse Width Distortion, $\left\|t_{\text {PLH }}-t_{\text {PHL }}\right\|$ | PWD |  |  | 14 |  |  |
| Channel-to-Channel Matching, Rising or Falling Edges ${ }^{5}$ |  |  |  | 11 | ns |  |
| Channel-to-Channel Matching, Rising vs. Falling Edges ${ }^{6}$ |  |  |  | 25 | ns |  |
| Part-to-Part Matching, Rising or Falling Edges ${ }^{7}$ |  |  |  | 55 | ns | Input $\mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns}$ |
| Part-to-Part Matching, Rising vs. Falling Edges ${ }^{8}$ |  |  |  | 63 | ns | Input $\mathrm{t}_{\mathrm{R}}=3 \mathrm{~ns}$ |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | 8 | 14 | 30 | ns |  |

[^0]
## PACKAGE CHARACTERISTICS

Table 2.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input-to-Output) |  |  |  |  |  |
| Capacitance (Input-to-Output) |  | $\mathrm{R}_{1-\mathrm{O}}$ |  | $10^{12}$ |  |
| Input Capacitance | $\mathrm{C}_{1-\mathrm{O}}$ |  | 2.0 |  | pF |
| IC Junction-to-Ambient Thermal Resistance | $\mathrm{C}_{1}$ |  | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 3.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 1000 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 4.0 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 4.0 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.025 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) Isolation Group | CTI | $>600$ | V | DIN IEC 112/VDE 0303, Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |
| Maximum Working Voltage Compatible with 50 Years Service Life | VIorm | 354 | $\checkmark$ peak | Continuous peak voltage across the isolation barrier |

## RECOMMENDED OPERATING CONDITIONS

Table 4.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Input Supply Voltage ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}$ | 4.5 | 5.5 | V |
| Output Supply Voltages $^{1}$ | V $_{\text {DDA, }} \mathrm{V}_{\mathrm{DDB}}$ | 12 | 18 | V |
| Input Signal Rise and Fall Times |  |  | 100 | ns |
| Common-Mode Transient Immunity ${ }^{2}$ |  |  |  |  |
| $\quad$ Input-to-Output |  | -35 | +35 | $\mathrm{kV} / \mu \mathrm{s}$ |
| $\quad$ Between Outputs |  | -35 | +35 | $\mathrm{kV} / \mu \mathrm{s}$ |
| ${\text { Transient Immunity, Supply Voltages }{ }^{2}}$ |  | -35 | +35 | $\mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective grounds.
${ }^{2}$ See the Common-Mode Transient Immunity section for more information.

## REGULATORY INFORMATION

The ADuM7234 is approved by the organization listed in Table 5.
Table 5.

## UL

Recognized under UL 1577 component recognition program ${ }^{1}$
Single/basic insulation, 1000 V rms isolation voltage
File E214100

[^1]
## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\mathrm{st}}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature $\left(T_{A}\right)$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Input Supply Voltage ( $\left.\mathrm{V}_{\text {DDI }}\right)^{1}$ | -0.5 V to +7.0 V |
| Output Supply Voltage ${ }^{1}$ ( $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDB}}$ ) | -0.5 V to +27 V |
| Input Voltage ${ }^{1}\left(\mathrm{~V}_{13}, \mathrm{~V}_{1 B}\right)$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Output Voltage ${ }^{1}$ |  |
| VoA | -0.5 V to $\mathrm{V}_{\text {DDA }}+0.5 \mathrm{~V}$ |
| $V_{\text {ов }}$ | -0.5 V to $\mathrm{V}_{\text {DDB }}+0.5 \mathrm{~V}$ |
| Input-to-Output Voltage ${ }^{2}$ | -350 V peak to +350 V peak |
| Output Differential Voltage ${ }^{3}$ | 350 V peak |
| Output DC Current (loa, lob) | -800 mA to +800 mA |
| Common-Mode Transients ${ }^{4}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 8, 12, 13 | NC | No Connect. Pin 12 and Pin 13 are floating and should be left unconnected. |
| 2 | $V_{\text {IA }}$ | Logic Input A. |
| 3 | $V_{\text {IB }}$ | Logic Input B. |
| 4,7 | $V_{\text {DD1 }}$ | Input Supply Voltage, 4.5 V to 5.5 V . Pin 4 and Pin 7 are internally connected. Connecting both pins to $\mathrm{V}_{\mathrm{DD} 1}$ is recommended. |
| 5 | $\mathrm{GND}_{1}$ | Ground Reference for Input Logic Signals. |
| 6 | DISABLE | Input Disable. Disables the isolator inputs and refresh circuits. Outputs take on the default low state. |
| 9 | $\mathrm{GND}_{\text {B }}$ | Ground Reference for Output B. |
| 10 | Vов | Output B. |
| 11 | $V_{\text {DDB }}$ | Output B Supply Voltage, 12 V to 18 V . |
| 14 | $\mathrm{GND}_{\text {A }}$ | Ground Reference for Output A. |
| 15 | $\mathrm{V}_{\text {OA }}$ | Output A. |
| 16 | VDDA | Output A Supply Voltage, 12 V to 18 V . |

Table 8. Truth Table (Positive Logic)

| $\mathbf{V}_{\text {IA }} / \mathbf{V}_{\text {IB }}$ Input | V $_{\text {DD } 1}$ State | DISABLE | $\mathbf{V}_{\text {OA }} / \mathbf{V}_{\text {OB }}$ Output | Notes |
| :--- | :--- | :--- | :--- | :--- |
| High | Powered | Low | High |  |
| Low | Powered | Low | Low |  |
| $\mathrm{X}^{1}$ | Unpowered | $\mathrm{X}^{1}$ | Low | Output returns to the input state within 1 S of $\mathrm{V}_{\text {DD1 }}$ power restoration |
| $\mathrm{X}^{1}$ | Powered | High | Low |  |
| ${ }^{1}$ X is don't care. |  |  |  |  |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Typical Input Supply Current Variation with Data Rate


Figure 4. Typical Output Supply Current Variation with Data Rate


Figure 5. Typical Propagation Delay Variation with Temperature


Figure 6. Typical Propagation Delay Variation with Input Supply Voltage (Output Supply Voltage $=15.0 \mathrm{~V}$ )


Figure 7. Typical Propagation Delay Variation with Output Supply Voltage (Input Supply Voltage $=5.0 \mathrm{~V}$ )

## APPLICATIONS INFORMATION

## COMMON-MODE TRANSIENT IMMUNITY

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a commonmode transient is given by

$$
\mathrm{V}_{C M, \text { linear }}=(\Delta V / \Delta t) t
$$

where $\Delta V / \Delta t$ is the slope of the transient shown in Figure 11 and Figure 12.
The transient of the linear component is given by

$$
d V_{C M} / d t=\Delta V / \Delta t
$$

Figure 8 characterizes the ability of the ADuM7234 to operate correctly in the presence of linear transients. The data, based on design simulation, is the maximum linear transient magnitude that the ADuM7234 can tolerate without an operational error. This data shows a correlation with the data that is listed in Table 4, which is based on measured data.


Figure 8. Transient Immunity (Linear Transients) vs. Temperature
The sinusoidal component (at a given frequency) is given by

$$
V_{C M, \text { sinusoidal }}=V_{o s i n}(2 \pi f t)
$$

where:
$V_{o}$ is the magnitude of the sinusoidal.
$f$ is the frequency of the sinusoidal.
The transient magnitude of the sinusoidal component is given by

$$
d V_{C M} / d t=2 \pi f V_{0}
$$

Figure 9 and Figure 10 characterize the ability of the ADuM7234 to operate correctly in the presence of sinusoidal transients. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2 \pi \mathrm{f} \mathrm{V}_{0}$ ) that the ADuM7234 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 4 because measurements to obtain such values have not been possible.


Figure 9. Transient Immunity (Sinusoidal Transients), $27^{\circ} \mathrm{C}$ Ambient Temperature


Figure 10. Transient Immunity (Sinusoidal Transients), $100^{\circ} \mathrm{C}$ Ambient Temperature


Figure 11. Common-Mode Transient Immunity Waveforms, Input to Output


Figure 12. Common-Mode Transient Immunity Waveforms Between Outputs


Figure 13. Transient Immunity Waveforms, Output Supplies

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM7234.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. Table 3 lists the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum Analog Devices recommended working voltage. In many cases, the approved working voltage is higher than the 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM7234 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 14, Figure 15, and Figure 16 illustrate these different isolation voltage waveforms.
Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the bipolar ac condition determines the maximum working voltage recommended by Analog Devices.
In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltage listed in Table 3 can be applied while maintaining the 50 -year minimum lifetime, provided that the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 15 or Figure 16 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50 -year lifetime voltage value listed in Table 3.
Note that the voltage presented in Figure 15 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .


Figure 14. Bipolar AC Waveform


Figure 15. Unipolar AC Waveform


Figure 16. DC Waveform

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model $^{\mathbf{1}}$ | Number of <br> Channels | Output Peak <br> Current (A) | Output <br> Voltage (V) | Temperature Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADuM7234BRZ | 2 | 4 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N | R-16 <br> R-16 |
| ADuM7234BRZ-RL7 | 2 | 4 | 15 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7-Inch Tape <br> and Reel Option (1,000 Units) | R-16 |

${ }^{1} Z=$ RoHS Compliant Part.
$\square$
Data Sheet ADuM7234

NOTES

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P


[^0]:    ${ }^{1}$ Short-circuit duration less than 1 sec . Average power must conform to the limit shown in the Absolute Maximum Ratings section.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed.
    ${ }^{3}$ The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{5}$ Channel-to-channel matching, rising or falling edges, is the magnitude of the propagation delay difference between two channels of the same part when the inputs are either both rising or falling edges. The supply voltages and the loads on each channel are equal.
    ${ }^{6}$ Channel-to-channel matching, rising vs. falling edges, is the magnitude of the propagation delay difference between two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.
    ${ }^{7}$ Part-to-part matching, rising or falling edges, is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.
    ${ }^{8}$ Part-to-part matching, rising vs. falling edges, is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

[^1]:    ${ }^{1}$ In accordance with UL 1577, each ADuM7234 is proof tested by applying an insulation test voltage of 1200 Vrms for 1 sec (current leakage detection limit $\left.=5 \mu \mathrm{~A}\right)$.

[^2]:    ${ }^{1}$ All voltages are relative to their respective grounds.
    ${ }^{2}$ Input-to-output voltage is defined as $\mathrm{GND}_{\mathrm{A}}-\mathrm{GND}_{1}$ or $\mathrm{GND}_{\mathrm{B}}-\mathrm{GND}_{1}$.
    ${ }^{3}$ Output differential voltage is defined as $\mathrm{GND}_{A}-\mathrm{GND}_{B}$.
    ${ }^{4}$ Refers to common-mode transients across any insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

