## FEATURES

```
Excellent ac performance
    -3 dB bandwidth
        800 MHz (200 mV p-p)
        750 MHz (2 V p-p)
        Slew rate: 2400 V/\mus
Low power: }75\textrm{mW},\mp@subsup{\textrm{V}}{\textrm{s}}{=}\pm\mathbf{5 V
Excellent video performance
    100 MHz, 0.1 dB gain flatness
    0.02% differential gain error/0.02 }\mp@subsup{}{}{\circ}\mathrm{ differential phase error
        ( }\mp@subsup{\textrm{L}}{\textrm{L}}{=150\Omega
```

ADV3221 is a pin-for-pin upgrade to the HA4344
Gain = +1 (ADV3221) or gain = +2 (ADV3222)
Low all hostile crosstalk of -85 dB @ $5 \mathbf{~ M H z}$, and
- 58 dB @ 100 MHz
Latched control lines for synchronous switching
High impedance output disable allows connection of
multiple devices without loading the output bus
16-lead SOIC

## APPLICATIONS

Routing of high speed signals including
Video (NTSC, PAL, S, SECAM, YUV, RGB)
Compressed video (MPEG, wavelet)
3-level digital video (HDB3)

## Data communications

Telecommunications

## GENERAL DESCRIPTION

The ADV3221 and ADV3222 are high speed, high slew rate, buffered 4:1 analog multiplexers. They offer a -3 dB signal bandwidth greater than 800 MHz and channel switch times of less than 20 ns with $1 \%$ settling. With lower than -58 dB of crosstalk and -67 dB isolation (at 100 MHz ), the ADV3221 and ADV3222 are useful in many high speed applications. The differential gain error of less than $0.02 \%$ and differential phase error of less than $0.02^{\circ}$, together with 0.1 dB gain flatness out to 100 MHz while driving a $75 \Omega$ back terminated load, make the ADV3221 and ADV3222 ideal for all types of signal switching.

The ADV3221/ADV3222 include an output buffer that can be placed into a high impedance state. This allows multiple outputs

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
to be connected together for cascading stages without the off channels loading the output bus. The ADV3221 has a gain of +1 , and the ADV3222 has a gain of +2 ; they both operate on $\pm 5 \mathrm{~V}$ supplies while consuming less than 7.5 mA of idle current. The channel switching is performed via latched control lines, allowing synchronous updating in a multiple ADV3221/ADV3222 environment.

The ADV3221/ADV3222 are offered in a 16-lead SOIC package and are available over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADV3221/ADV3222

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing and Logic Characteristics. ..... 4
Absolute Maximum Ratings .....  6
Thermal Resistance ..... 6
Power Dissipation .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions ..... 7
Typical Performance Characteristics .....  8
Circuit Diagrams ..... 16
Theory of Operation ..... 17
Applications Information ..... 18
CK1/CK2 Operation ..... 18
Circuit Layout ..... 18
Termination. ..... 18
Capacitive Load ..... 18
Outline Dimensions ..... 19
Ordering Guide ..... 19

## REVISION HISTORY

## 3/10—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{ADV} 3221$ at $\mathrm{G}=+1, \mathrm{ADV} 3222$ at $\mathrm{G}=+2$, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | ADV3221 |  |  | ADV3222 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |
| -3 dB Bandwidth | 200 mV p-p |  | 1000 |  |  | 800 |  | MHz |
|  | 2 V p-p |  | 750 |  |  | 750 |  | MHz |
| Gain Flatness | 0.1 dB, $200 \mathrm{mV} \mathrm{p}-\mathrm{p}$ |  | 100 |  |  | 100 |  | MHz |
|  | $0.1 \mathrm{~dB}, 2 \mathrm{~V}$ p-p |  | 100 |  |  | 100 |  | MHz |
| Propagation Delay | 2 V p-p |  | 700 |  |  | 650 |  | ps |
| Settling Time | 1\%, 2 V step |  | 5 |  |  | 5 |  | ns |
| Slew Rate | 2 V step, peak |  | 2400 |  |  | 2700 |  | V/ $/ \mathrm{s}$ |
| NOISE/DISTORTION PERFORMANCE |  |  |  |  |  |  |  |  |
| Differential Gain Error | NTSC or PAL |  | 0.01 |  |  | 0.02 |  | \% |
| Differential Phase Error | NTSC or PAL |  | 0.01 |  |  | 0.02 |  | Degrees |
| Crosstalk, All Hostile | $\mathrm{f}=100 \mathrm{MHz}$ |  | -87 |  |  | -58 |  | dB |
|  | $\mathrm{f}=5 \mathrm{MHz}$ |  | -100 |  |  | -85 |  |  |
| Off Isolation, Input to Output | $\mathrm{f}=100 \mathrm{MHz}$, one channel |  | -67 |  |  | -72 |  | dB |
| Input Second-Order Intercept (ADV3222 Only) | $\mathrm{f}=70 \mathrm{MHz}, \mathrm{RL}=100 \Omega$ |  |  |  |  | 54 |  | dBm |
| Input Third-Order Intercept (ADV3222 Only) | $f=70 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  |  |  | 17 |  | dBm |
| Output 1 dB Compression Point (ADV3222 Only) | $\mathrm{f}=70 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  |  |  | 18.5 |  | dBm |
| Input Voltage Noise | 10 MHz to 100 MHz |  | 16 |  |  | 17 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE |  |  |  |  |  |  |  |  |
| Gain Error | No load |  |  | 1 |  |  | 1 | \% |
|  | R L $=150 \Omega$ |  | 0.75 |  |  | 0.75 |  | \% |
| Gain Matching | Channel-to-channel, no load |  | 1 |  |  | 1 |  | \% |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Output Impedance | DC, enabled |  | 0.02 |  |  | 0.04 |  | $\Omega$ |
|  | Disabled | 1 |  |  | 1 |  |  | $\mathrm{M} \Omega$ |
| Output Disable Capacitance | Disabled |  | 2.8 |  |  | 3 |  | pF |
| Output Leakage Current | Disabled |  | 2 |  |  | 2 |  | $\mu \mathrm{A}$ |
| Output Voltage Range | No load | $\pm 2.9$ | $\pm 3$ |  | $\pm 2.9$ | $\pm 3$ |  | V |
|  | R L $=150 \Omega$ | $\pm 2.8$ | $\pm 3$ |  | $\pm 2.75$ | $\pm 3$ |  | V |
| Short-Circuit Current |  |  | 50 |  |  | 50 |  | mA |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Input Offset Voltage | Worst case (all configurations) |  | $\pm 5$ | $\pm 21$ |  | $\pm 5$ | $\pm 21$ | mV |
| Input Offset Voltage Drift |  |  | $\pm 10$ |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range |  |  | $\pm 3$ |  |  | $\pm 1.5$ |  |  |
| Input Capacitance | Any switch configuration |  | 1.8 |  |  | 1.8 |  | pF |
| Input Resistance | Output enabled | 1 | 10 |  | 1 | 10 |  | $\mathrm{M} \Omega$ |
| Input Bias Current | Output enabled |  | 5 | 12 |  | 6 | 12 | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Enable On Time |  |  | 15 |  |  | 15 |  | ns |
| Switching Time, 2 V Step | 50\% A0 to 1\% settling |  | 20 |  |  | 20 |  |  |
| Switching Transient (Glitch) | IN0 to IN1 switching |  | 28 |  |  | 55 |  | mV p-p |

## ADV3221/ADV3222

| Parameter | Test Conditions/Comments | ADV3221 |  |  | ADV3222 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| POWER SUPPLIES |  |  |  |  |  |  |  |  |
| Supply Current | $\mathrm{V}+$, output enabled, no load |  | 7 | 8 |  | 7.5 | 9 | mA |
|  | V+, output disabled ( $\overline{\mathrm{CS}}$ high) |  | 1.6 | 2.0 |  | 1.8 | 2.2 | mA |
|  | V-, output enabled, no load |  | 7 | 8 |  | 7.5 | 9 | mA |
|  | V-, output disabled ( $\overline{\mathrm{CS}}$ high) |  | 1.6 | 2.0 |  | 1.8 | 2.2 | mA |
| Supply Voltage Range |  | $\pm 4.5$ |  | $\pm 5.5$ | $\pm 4.5$ |  | $\pm 5.5$ | V |
| Power Supply Rejection (PSR) | $\mathrm{f}=100 \mathrm{kHz}$ |  | -70 |  |  | -65 |  | dB |
|  | $\mathrm{f}=1 \mathrm{MHz}$ |  | -60 |  |  | -55 |  | dB |
| TEMPERATURE |  |  |  |  |  |  |  |  |
| Operating Temperature Range | Still air | -40 |  | +85 | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction-to-Ambient Thermal Impedance ( $\theta_{\text {JA }}$ ) | Operating (still air) |  | 81 |  |  | 81 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## TIMING AND LOGIC CHARACTERISTICS

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A0, A1, $\overline{C S}$ Setup Time | $\mathrm{t}_{1}$ | 20 |  |  | ns |
| $\overline{\mathrm{CK1}}$ Pulse Width | $\mathrm{t}_{2}$ | 40 |  |  | ns |
| $\overline{\mathrm{CK} 1}$ to $\overline{\mathrm{CK} 2}$ Pulse Separation | $\mathrm{t}_{3}$ | 40 |  |  | ns |
| $\overline{\text { CK2 }}$ Pulse Width | $\mathrm{t}_{4}$ | 40 |  |  | ns |
| A0, A1, $\overline{C S}$ Hold Time | $\mathrm{t}_{5}$ | 20 |  |  | ns |

Table 3. Logic Levels

| $\mathbf{V}_{\mathbf{I H}}$ | VIL | $\mathrm{I}_{\mathrm{H}}$ | ILL | $\mathrm{I}_{\mathrm{H}}$ | ILL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A}, \mathrm{~A} 1, \overline{\mathrm{CK} 1}, \overline{\mathrm{CK} 2}, \overline{\mathrm{CS}} \\ & +2.0 \mathrm{~V} \text { min } \end{aligned}$ | $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1, \overline{\mathrm{CK} 1}, \overline{\mathrm{CK} 2}, \overline{\mathrm{CS}} \\ & +0.8 \mathrm{~V} \text { max } \end{aligned}$ | $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1, \overline{\mathrm{CS}} \\ & \pm 2 \mu \mathrm{Amax} \end{aligned}$ | $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1, \overline{\mathrm{CS}} \\ & \pm 2 \mu \mathrm{Amax} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{CK} 1}, \overline{\mathrm{CK} 2} \\ & +60 \mu \mathrm{~A} \text { max } \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{CK} 1}, \overline{\mathrm{CK} 2} \\ & +10 \mu \mathrm{Amax} \end{aligned}$ |

## Timing and Programming Diagrams



## ADV3221/ADV3222

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (V+ - V-) | 12 V |
| Analog Input Voltage | $\mathrm{V}-$ to V+ |
| Digital Input Voltage | 0 V to $\mathrm{V}+$ |
| Output Voltage (Disabled Output) | $(\mathrm{V}+-1 \mathrm{~V})$ to $(\mathrm{V}-+1 \mathrm{~V})$ |
| Output Short-Circuit Duration | Momentary |
| Output Short-Circuit Current | 50 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 16-Lead Narrow-Body SOIC | 81 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DISSIPATION

The ADV3221/ADV3222 are operated with $\pm 5 \mathrm{~V}$ supplies and can drive loads down to $150 \Omega$, resulting in a wide range of possible power dissipations. For this reason, extra care must be taken to adjust the operating conditions based on ambient temperature.

Packaged in a 16-lead narrow-body SOIC, the ADV3221 and ADV3222 junction-to-ambient thermal impedance $\left(\theta_{\text {IA }}\right)$ is $81^{\circ} \mathrm{C} / \mathrm{W}$. For long-term reliability, the maximum allowed junction temperature of the die, $\mathrm{T}_{\mathrm{J}}$, should not exceed $125^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Figure 4 shows the range of the allowed internal die power dissipations that meet these conditions over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range. When using Figure 4, do not include the external load power in the maximum power calculation, but do include the load current through the die output transistors.


Figure 4. Maximum Die Power Dissipation vs. Ambient Temperature

## ESD CAUTION

 without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration
Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | IN0 | Analog Input |
| 2 | GND | Ground |
| 3 | IN1 | Analog Input |
| 4 | GND | Ground |
| 5 | IN2 | Analog Input |
| 6 | GND | Ground |
| 7 | IN3 | Analog Input |
| 8 | GND | Ground |
| 9 | $\underline{\text { V- }}$ | Negative Power Supply |
| 10 | $\overline{\mathrm{CK} 1}$ | First Rank Clock |
| 11 | $\underline{\text { OUT }}$ | Second Rank Clock |
| 12 | $\overline{\mathrm{CS}}$ | Analog Output |
| 13 | A 1 | Chip Select (Output Enable) |
| 14 | A0 | Select Address Most Significant Bit |
| 15 | V+ | Select Address Least Significant Bit |
| 16 |  | Positive Power Supply |

Table 7. Truth Table

| $\overline{\mathbf{C S}}$ | A1 | A0 | $\overline{\mathbf{C K 1}}$ | $\overline{\mathbf{C K 2}}$ | Output |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | IN0 |
| 0 | 0 | 1 | 0 | 0 | IN1 |
| 0 | 1 | 0 | 0 | 0 | IN2 |
| 0 | 1 | 1 | 0 | 0 | IN3 |
| 1 | $\mathrm{X}^{1}$ | 0 | High-Z |  |  |

[^0]
## ADV3221/ADV3222

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. ADV3221 Small Signal Response vs. Capacitive Load, 200 mV p-p


Figure 7. ADV3221 Large Signal Response vs. Capacitive Load, 2 Vp-p


Figure 8. ADV3221 Small Signal Pulse Response vs. Capacitive Load, 200 mV p-p


Figure 9. ADV3222 Small Signal Response vs. Capacitive Load, 200 mV p-p


Figure 10. ADV3222 Large Signal Response vs. Capacitive Load, 2 Vp-p


Figure 11. ADV3222 Small Signal Pulse Response vs. Capacitive Load, 200 mV p-p


Figure 12. ADV3221 Large Signal Pulse Response vs. Capacitive Load, 2 Vp-p


Figure 13. ADV3221 Large Signal Rising Slew Rate with 3 pFLoad, 2 Vp-p


Figure 14. ADV3221 Large Signal Falling Slew Rate with 3 pF Load, 2 Vp-p


Figure 15. ADV3222 Large Signal Pulse Response vs. Capacitive Load, 2 V p-p


Figure 16. ADV3222 Large Signal Rising Slew Rate with 3 pF Load, 2 Vp-p


Figure 17. ADV3222 Large Signal Falling Slew Rate with 3 pF Load, 2 Vp-p

## ADV3221/ADV3222



Figure 18. ADV3221 Switching Time


Figure 19. ADV3221 Enable Glitch


Figure 20. ADV3221 Enable On Timing


Figure 21. ADV3222 Switching Time


Figure 22. ADV3222 Enable Glitch


Figure 23. ADV3222 Enable On Timing


Figure 24. ADV3221 Disable Timing


Figure 25. ADV3221 Switching Glitch Rising Edge


Figure 26. ADV3221 Switching Glitch Falling Edge


Figure 27. ADV3222 Disable Timing


Figure 28. ADV3222 Switching Glitch Rising Edge


Figure 29. ADV3222 Switching Glitch Falling Edge

## ADV3221/ADV3222



Figure 30. ADV3221 Settling Time, 2 V Step


Figure 31. ADV3221 PSR


Figure 32. ADV3221 Output Noise vs. Frequency


Figure 33. ADV3222 Settling Time, 2 V Step


Figure 34. ADV3222 PSR


Figure 35. ADV3222 Output Noise vs. Frequency


Figure 36. ADV3221 All Hostile Crosstalk


Figure 37. ADV3221 Crosstalk, Adjacent Channel


Figure 38. ADV3221 Off Isolation


Figure 39. ADV3222 All Hostile Crosstalk


Figure 40. ADV3222 Crosstalk, Adjacent Channel


Figure 41. ADV3222 Off Isolation

## ADV3221/ADV3222



Figure 42. ADV3221/ADV3222 Input Impedance


Figure 43. ADV3221 Disabled Output Impedance


Figure 44. ADV3221 Enabled Output Impedance


Figure 45. ADV3221/ADV3222 S11 (Including Evaluation Board)


Figure 46. ADV3222 Disabled Output Impedance


Figure 47. ADV3222 Enabled Output Impedance


Figure 48. ADV3221 Overdrive Recovery


Figure 49. ADV3222 Harmonic Distortion, $R_{L}=100 \Omega, C_{L}=4 p F$


Figure 50. ADV3222 Input Third-Order Intercept, $R_{L}=100 \Omega, C_{L}=4 p F$


Figure 51. ADV3222 Overdrive Recovery


Figure 52. ADV3222 Input Second-Order Intercept, $R_{L}=100 \Omega, C_{L}=4 p F$


Figure 53. ADV3222 Output $P 1 d B, R_{L}=100 \Omega, C_{L}=4 p F$

## ADV3221/ADV3222

## CIRCUIT DIAGRAMS



Figure 54. ADV3221/ADV3222 Analog Input


Figure 55. ADV3221 Enabled Analog Output


Figure 56. ADV3222 Enabled Analog Output


Figure 57. ADV3221/ADV3222 Disabled Output


Figure 58. ADV3221/ADV3222 Logic Input


Figure 59. ADV3221/ADV3222 ESD Schematic

## ADV3221/ADV3222

## THEORY OF OPERATION

The ADV3221/ADV3222 are dual-supply, high performance 4:1 analog multiplexers, optimized for switching between multiple video sources. High peak slew rates enable wide bandwidth operation for large input signals. Internal compensation provides for high phase margin, allowing low overshoot and fast settling for pulsed inputs. Low enabled and disabled power consumption make the ADV3221 and ADV3222 ideal for constructing larger arrays.
The ADV3221/ADV3222 are organized as four input transconductance stages tied in parallel with a single output transimpedance stage followed by a unity-gain buffer. Internal voltage feedback sets the gain. The ADV3221 is configured as a gain of 1, while the ADV3222 uses a resistive feedback network and ground buffer to realize gain-of-two operation (see Figure 60).


Figure 60. Conceptual Diagram of ADV3222

When not in use, the output can be placed in a low power, high impedance disabled mode via the $\overline{\mathrm{CS}}$ logic input. This is useful when paralleling multiple ADV3221/ADV3222 devices in a system to create larger switching arrays.
Switching between the inputs is controlled with the A0, A1, and $\overline{\mathrm{CS}}$ logic inputs, which are latched through two stages of asynchronous latches. $\overline{\mathrm{CK} 1}$ controls the first stage latch, and $\overline{\mathrm{CK} 2}$ controls the second stage latch. The latch state is dependent on the level of the CK1 and CK2 signals, and it is not edge triggered. When using multiple ADV3221/ADV3222 devices in a switch design, this double buffered logic allows the use of the $\overline{\mathrm{CK}} 2$ signal to simultaneously update all ADV3221/ADV3222 devices in a system. The A0 and A1 logic inputs select which input is connected to the output (A1 is the most significant bit, A 0 is the least significant bit), and the $\overline{\mathrm{CS}}$ logic input determines whether the output is enabled or disabled.

## ADV3221/ADV3222

## APPLICATIONS INFORMATION

The ADV3221 and ADV3222 are high speed multiplexers used to switch video or RF signals. The low output impedance of the ADV3221/ADV3222 allows the output environment to be optimized for use in $75 \Omega$ or $50 \Omega$ systems by choosing the appropriate series termination resistor. For composite video applications, the ADV3222 (gain of +2 ) is typically used to provide compensation for the loss of the output termination.

## CK1/CK2 OPERATION

The ADV3221/ADV3222 provide a double latched architecture for the A0, A1 (channel selection) and $\overline{\mathrm{CS}}$ (output enable) logic. This allows for simultaneous update of multiple devices in bank switching applications or large multiplexer systems consisting of multiple devices connected to common output busses.
Holding $\overline{\mathrm{CK} 1}$ and $\overline{\mathrm{CK} 2}$ low places the ADV3221/ADV3222 in a transparent mode. In transparent mode, all logic changes to A0, A 1 , and $\overline{\mathrm{CS}}$ immediately affects the input selection and output enable/disable.

## CIRCUIT LAYOUT

Use of proper high speed design techniques is important to ensure optimum performance. Use a low inductance ground plane for power supply bypassing and to provide high quality return paths for the input and output signals. For best performance, it is recommended that power supplies be bypassed with $0.1 \mu \mathrm{~F}$ ceramic capacitors as close to the body of the device as possible. To provide stored energy for lower frequency, high current output driving, place $10 \mu \mathrm{~F}$ tantalum capacitors farther from the device.
The input and output signal paths should be stripline or microstrip controlled impedance. Video systems typically use $75 \Omega$ characteristic impedance, whereas RF systems typically use $50 \Omega$. Various calculators are available to calculate the trace geometry required to produce the proper characteristic impedance.

## TERMINATION

For a controlled impedance situation, termination resistors are required at the inputs and output of the device. The input termination should be a shunt resistor to ground with a value matching the characteristic impedance of the input trace. To reduce reflections, place the input termination resistor as close to the device input pin as possible. To minimize the input-toinput crosstalk, it is important to utilize a low inductance shield between input traces to isolate each input. Consideration of ground current paths must be taken to minimize loop currents in the shields to prevent them from providing a coupling medium for crosstalk.

For proper matching, the output series termination resistor should be the same value as the characteristic impedance of the output trace and placed as close to the output of the device as possible. This placement reduces the high frequency effect of series parasitic inductance, which can affect gain flatness and -3 dB bandwidth.

## CAPACITIVE LOAD

A high frequency output can have difficulties when driving a large capacitive load, usually resulting in peaking in the frequency domain or overshoot in the time domain. If these effects become too large, oscillation can result.

The response of the device under various capacitive loads is shown in Figure 6 through Figure 12, and in Figure 15. If a condition arises where excessive load capacitance is encountered and the overshoot is too great or the device oscillates, a small series resistor of a few tens of ohms can be used to improve the performance.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 61. 16-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
[R-16]
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADV3221ARZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N | R-16 |
| ADV3221ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N, 13"Reel | R-16 |
| ADV3221ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N,7"Reel | R-16 |
| ADV3222ARZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N | R-16 |
| ADV3222ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_N, 13"Reel | R-16 |
| ADV3222ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_N,7"Reel | R-16 |
| ADV3221-EVALZ |  | Evaluation Board |  |
| ADV3222-EVALZ | Evaluation Board |  |  |

[^1]
## ADV3221/ADV3222

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX MUX36S16IRSNR TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR HEF4053BT.653 PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 LTC4305IDHD\#PBF CD4053BPWRG4 74HC4053D. 653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB.112 74HC4052PW. 112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4053DB.112 74HCT4067D.112 74HCT4351D. 112 74LV4051PW. 112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ AD7506JNZ


[^0]:    ${ }^{1} \mathrm{X}$ is don't care.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

