# QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR 

LTC4269IDKD-1

## DESCRIPTION

Demonstration circuit 1335A-A is a high-power supply featuring the LTC®4269IDKD-1. This board acts as an IEEE 802.3at compliant, high power Power-over-Ethernet (PoE), Powered Device (PD) and connects at the RJ45 to a compatible high power Power Sourcing Equipment (PSE) device, such as the DC1366.

The LTC4269IDKD-1 provides IEEE802.3at standard (PoE+) PD interfacing and power supply control. When the PD is fully powered, the PD interface switches power over from the PSE to the switcher through an internal, low resistance, high power MOSFET. The highly integrated LTC4269IDKD-1 con-
trols a high-power, small-sized power supply that utilizes a highly-efficient isolated flyback topology with synchronous rectification. The DC1335A-A supplies a 3.3 V output at up to 7 A .
DC1335A-A also demonstrates the use of an auxiliary 48 V wall adapter. When present, the auxiliary supply becomes the dominant supply over PoE to provide power.

Design files for this circuit board are available. Call the LTC factory.
$\boldsymbol{\boxed { Y }}$, LTC and LT are registered trademarks of Linear Technology Corporation.

Table 1. Performance Summary ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | CONDITION | VALUE |
| :---: | :---: | :---: |
| Port Voltage (VPORT) | At Ethernet port | 37V-57V |
| Auxiliary Voltage (V $\mathrm{V}_{\text {AUX }}$ ) | From Aux- to Aux+ terminals | $44 \mathrm{~V}-57 \mathrm{~V}$ |
| Output Voltage (VOUT) Initial Set-point | $\mathrm{V}_{\text {PORT }}=37 \mathrm{~V}$ to 57 V , IOUT $=0 \mathrm{~A}$ to 5 A | $3.33 \mathrm{~V} \pm 1 \%$ |
| Maximum Output Current | $\mathrm{V}_{\text {PORT }}=42 \mathrm{~V}$ | 6.6A |
| Typical Output Voltage Ripple | $\mathrm{V}_{\text {IN }}=50 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=6.6 \mathrm{~A}$ | 40 mV P-P (typ) |
| Output Regulation | Over Entire Input Voltage and Output Current Range | $\pm 0.5 \%$ (typ) |
| Load Transient Response | Peak to Peak Deviation with Load Step of 2.5A to 5A | $\pm 450 \mathrm{mV}$ (typ) |
|  | Settling Time (within $1 \%$ of $\mathrm{V}_{\text {OUT }}$ ) | < 100us (typ) |
| Switching Frequency |  | 250kHz (typ) |
| Efficiency | VPORT $=50 \mathrm{~V}$, IOUT $=6.5 \mathrm{~A}$, not incl. diode bridge | 89\% (typ) |

## OPERATING PRINCIPLES

A compatible high power PSE board, such as the DC1366, is connected to the DC1335A-A at the RJ45 connector J1 (see the schematic). As required by IEEE802.3at, a diode bridge is used across the data pairs and signal pairs. Schottky diodes (D2-9) are
used at the input to improve efficiency over standard diode bridges. The LTC4269IDKD-1 provides an IEEE802.3at standard PoE 25k signature resistance and is set for a power class 4. When the PD is powered and voltage is above the PoE "On Voltage", the

## QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR

LTC4269IDKD-1 switches the port voltage over to the power supply controller through its internal MOSFET which lies between the $V_{\text {Pooft }}$ and $V_{\text {NEG }}$ pins. This voltage charges C18/19 through a trickle charge resistor, R 9 to power the bias pin, $\mathrm{V}_{\text {cc }}$, of the power supply controller. Once the bias power gets to its $\mathrm{V}_{\text {ccoon) }}$ threshold, the IC begins a controlled soft-start of the output. As the output voltage rises, bias power is taken over by the bias supply made up of T1's bias winding and D11.

When the soft-start period is over, the output voltage is regulated by observing the pulses across the bias winding during the flyback time. The Primary Gate

## PUICK START PROCEDURE

Demonstration circuit 1335A-A is easy to set up to evaluate the performance of the LTC4269IDKD-1 in a PoE+ PD application. Refer to Figure 1 for proper equipment setup and follow the procedure below:

NOTE: When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the output (or input) voltage ripple by touching the probe tip and probe ground directly across the +VOUT and -VOUT (or VPORT_P and VPORT_N) terminals. See Figure 2 for proper scope probe technique.

1. Place test equipment (voltmeter, ammeter, and electronic load) across output.
2. Input supplies:
drive (PG) and Synchronous Gate (SG) drive is then Pulse Width Modulated (PWM) in order to keep the output voltage constant. The synchronous gate drive signal is transmitted to the secondary via the small signal transformer, T2. The output of T2 then drives a discrete gate drive buffer, R22 and Q6/7 in order to achieve fast gate transition times, hence a higher efficiency.
The two-stage input filter, C5, L2, and C6 and output filter, $\mathrm{C} 1 / 3, \mathrm{~L} 1$, and C 10 are the reasons that this PoE flyback supply has exceptionally low differential mode conducted emissions.
a. Connect a PoE+ capable PSE with a CAT-5 cable to the RJ45 connector, J1. See Figure 1.
b. Or, connect a 37 V to 57 V capable power supply ("Power Supply" in Figure 1) across VPORT_P and VPORT_N.
c. If evaluating the auxiliary power supply ("Auxiliary Supply" in Figure 1) capability, connect a 44V to 57 V capable power supply across AUX+ to AUX-.
3. Check for the proper output voltage of 3.33 V .
4. Once the proper output voltage is confirmed, adjust the load within the operating range and observe the output voltage regulation, ripple voltage, efficiency and other parameters.

> QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR


Figure 1. Proper Measurement Equipment Setup


Figure 2. Measuring Input or Output Ripple

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR

## MEASURED DATA

Figures 3 through 9 are measured data for a typical DC1335A-A.


Figure 3. Efficiency (not including Diode Bridge) and Output Voltage (V2) Regulation

## QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR



Figure 4. Output Ripple (57Vport, 7A)


Figure 5. Load Transient Response (50Vport, 3.5A to 7A to 3.5A)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR


Figure 6. Temp Data (37Vport, 5A, Top)


Figure 7. Temp Data (37Vport, 5A, Bottom)

## QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1335A-A HIGH POWER, HIGH EFFICIENCY POE PD INTERFACE WITH INTEGRATED SWITCHING REGULATOR



Figure 8. Stresses (50Vport, 7A, T1=EPC3408G-LF)


Figure 9. Stresses (50Vport, 7A, T1=PA2466NL)

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ

