## DESCRIPTIOn

Demonstration circuit 1370A supports afamily of 14-/12-Bit 25Msps to 150Msps ADCs. Each assembly features one of the following devices: LTC2262-14, LTC2262-12 LTC2261-14, LTC2261-12, LTC2260-14, LTC2260-12, LTC2259-14, LTC2259-12, LTC2258-14, LTC2258-12, LTC2257-14, LTC2257-12, LTC2256-14, LTC2256-12, high speed, high dynamic range ADCs.

Demonstration circuit 1370A supports the LTC2262 family full rate CMOS, and DDR CMOS output mode. This family of ADCs is also supported by demonstration circuit 1369, which is compatible with DDR LVDS output modes.

Several versions of the 1370A demo board supporting the LTC2262 14-/12-Bit series of A/D converters are listed in Table 1. Depending on the required resolution and sample rate, the DC1370A is supplied with the appropriate ADC. The circuitry on the analog inputs is optimized for analog input frequencies from 5 MHz to 170 MHz . Refer to the data sheet for proper input networks for different input frequencies.
Design files for this circuit board are available at http://www.linear.com/demo

[^0]
## PGRFORMANCE SUMMARY $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| PARAMETER | CONDITIONS | VALUE |
| :---: | :---: | :---: |
| Supply Voltage - DC1370A | Depending on Sampling Rate and the A/D Converter Provided, this Supply Must Provide up to 150 mA | Optimized for 3.6V [3.5V $\Leftrightarrow 6.0 \mathrm{~V}$ Min/Max] |
| Analog Input Range | Depending on SENSE Pin Voltage | $1 \mathrm{~V}_{\text {P-p }}$ to 2VP-P |
| Logic Input Voltages | Minimum Logic High | 1.3 V |
|  | Maximum Logic Low | 0.6V |
| Logic Output Voltages ( $\left.0 \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}\right)$ ) | Minimum High Level Output Voltage | 1.750V (1.790V Typical) |
|  | Maximum Low Level Output Voltage | 0.050V (0.010V Typical) |
| Sampling Frequency (Convert Clock Frequency) | See Table 1 |  |
| Convert Clock Level | Single-Ended Encode Mode (ENC - Tied to GND) | OV to 3.6V |
| Convert Clock Level | Differential Encode Mode (ENC - Not Tied to GND) | 0.2 V to 3.6V |
| Resolution | See Table 1 |  |
| Input Frequency Range | See Table 1 |  |
| SFDR | See Applicable Data Sheet |  |
| SNR | See Applicable Data Sheet |  |

## DEMO MANUAL DC1370A

## QUICK START PROCEDURE

Table 1. DC1370A Variants

| DC1370A VARIANTS | ADC PART NUMBER | RESOLUTION | MAXIMUM SAMPLE RATE | INPUT FREQUENCY |
| :---: | :---: | :---: | :---: | :---: |
| 1370A-A | LTC2261-14 | 14-Bit | 125Msps | 5 MHz to 170MHz |
| 1370A-B | LTC2260-14 | 14-Bit | 105Msps | 5 MHz to 170MHz |
| 1370A-C | LTC2259-14 | 14-Bit | 80Msps | 5 MHz to 170MHz |
| 1370A-D | LTC2258-14 | 14-Bit | 65Msps | 5 MHz to 170MHz |
| 1370A-E | LTC2257-14 | 14-Bit | 40Msps | 5 MHz to 170MHz |
| 1370A-F | LTC2256-14 | 14-Bit | 25Msps | 5 MHz to 170MHz |
| 1370A-G | LTC2261-12 | 12-Bit | 125Msps | 5 MHz to 170MHz |
| 1370A-H | LTC2260-12 | 12-Bit | 105Msps | 5 MHz to 170MHz |
| 1370A-I | LTC2259-12 | 12-Bit | 80Msps | 5 MHz to 170MHz |
| 1370A-J | LTC2258-12 | 12-Bit | 65Msps | 5 MHz to 170MHz |
| 1370A-K | LTC2257-12 | 12-Bit | 40Msps | 5 MHz to 170MHz |
| 1370A-L | LTC2256-12 | 12-Bit | 25Msps | 5 MHz to 170MHz |
| 1370A-M | LTC2262-14 | 14-Bit | 150Msps | 5 MHz to 170MHz |
| 1370A-N | LTC2262-12 | 12-Bit | 150Msps | 5 MHz to 170MHz |

Demonstration circuit 1370A is easy to set up to evaluate the performance of the LTC2262 A/D converters. Refer to Figure 1 for proper measurement equipment setup and follow the procedure:

## Setup

If a DC890 QuikEval™ II Data Acquisition and Collection System was supplied with the DC1370A demonstration circuit, follow the DC890 Quick Start Guide to install the required software and for connecting the DC890 to the DC1370A and to a PC.

## DC1370A Demonstration Circuit Board Jumpers

The DC1370A demonstration circuit board should have the following jumper settings as default positions: (as per Figure 1)
JP2: PAR/SER: Selects Parallel or Serial programming mode. (Default - Serial)
JP3: Duty Cycle Stabilizer: Enables/Disable Duty Cycle Stabilizer. (Default - Enable)
JP4: $\overline{\text { SHDN: }}$ : Enables and disables the LTC2262. (Default - Enable)

## Applying Power and Signals to the DC1370A Demonstration Circuit

If a DC890 is used to acquire data from the DC1370A, the DC890 must FIRST be connected to a powered USB port or provided an external 6 V to 9 V BEFORE applying 3.6V to 6.0 V across the pins marked $\mathrm{V}^{+}$and GND on the DC1370A. DC1370A requires 3.6V for proper operation. Regulators on the board produce the voltages required for the ADC. The DC1370A demonstration circuit requires up to 150 mA depending on the sampling rate and the $A / D$ converter supplied.

The DC890 data collection board is powered by the USB cable and does not require an external power supply unless it must be connected to the PC through an un-powered hub, in which case it must be supplied an external 6 V to 9 V on turrets $\mathrm{G} 7(+)$ and $\mathrm{G1}(-)$ or the adjacent 2.1 mm power jack.

## Analog Input Network

For optimal distortion and noise performance the RC network on the analog inputs may need to be optimized for different analog input frequencies. For input frequencies above 170 MHz , refer to the LTC2262 data sheet for a proper input network. Other input networks may be more appropriate for input frequencies less that 5 MHz .

## PUICK START PROCEDURE



Figure 1. DC1370A Setup

In almost all cases, filters will be required on both analog input and encode clock to provide data sheet SNR. In the case of the DC1370A the bandpass filter used for the clock should be used prior to the DC1075A.
The filters should be located close to the inputs to avoid reflections from impedance discontinuities at the driven end of a long transmission line. Most filters do not present $50 \Omega$ outside the passband. In some cases, 3 dB to 10 dB pads may be required to obtain low distortion.
If your generator cannot deliver full-scale signals without distortion, you may benefitfrom a medium power amplifier based on a Gallium Arsenide gain block prior to the final filter. This is particularly true at higher frequencies where IC based operational amplifiers may be unable to deliver the combination of low noise figure and High IP3 point required. A high order filter can be used prior to this final
amplifier, and a relatively lower Q filter used between the amplifier and the demo circuit.

## Encode Clock

NOTE: Apply an encode clock to the SMA connector on the DC1370A demonstration circuit board marked J7. As a default the DC1370A is populated to have a single ended input.
For the best noise performance, the ENCODE INPUT must be driven with a very low jitter, square wave source. The amplitude should be large, up to $3 \mathrm{~V}_{\text {p-p }}$ or 13 dBm . When using a sinusoidal signal generator a squaring circuit can be used. Linear Technology also provides demo board DC1075A that divides a high frequency sine wave by four, producing a low jitter square wave for best results with the LTC2262 family.

## DEMO MANUAL DC1370A

## PUICK START PROCEDURE

Using bandpass filters on the clock and the analog input will improve the noise performance by reducing the wideband noise power of the signals. In the case of the DC1370A a bandpass filter used for the clock should be used prior to the DC1075A. Data sheet FFT plots are taken with 10 pole LC filters made by TTE (Los Angeles, CA) to suppress signal generator harmonics, nonharmonically related spurs and broadband noise. Low phase noise Agilent 8644B generators are used with TTE bandpass filters for both the clock input and the analog input.

Apply the analog input signal of interest to the SMA connectors on the DC1370A demonstration circuit board marked $\mathrm{J} 5 \mathrm{~A}_{\text {IN }}{ }^{+}$. These inputs are capacitive coupled to balun transformers ETC1-1-13.

An internally generated conversion clock output is available on J1 which could be collected via a logic analyzer, or other data collection system if populated with a SAMTEC MEC8-150 type connector or collected by the DC890 QuikEval ${ }^{\text {TM }}$ II Data Acquisition Board using PScope ${ }^{\text {TM }}$ software.

## Software

The DC890 is controlled by the PScope System Software provided or downloaded from the Linear Technology website at http://www.linear.com/software/. If a DC890 was provided, follow the DC890 Quick Start Guide and the instructions below.

To start the data collection software if PScope.exe is installed (by default) in \Program Files\LTC\PScope<br>, double click the PScope Icon or bring up the run window under the start menu and browse to the PScope directory and select PScope.
If the DC1370A demonstration circuit is properly connected to the DC890, PScope should automatically detect the DC1370A, and configure itself accordingly. If necessary the procedure below explains how to manually configure PScope.

Under the Configure menu, go to ADC Configuration.... Check the Config Manually box and use the following configuration options, see Figure 2:

Manual Configuration settings:
Bits: 14 (or 12 for 12-bit parts)
Alignment: 14
FPGA Ld: CMOS
Channs: 2
Bipolar: Unchecked
Positive-Edge Clk: Checked


Figure 2. ADC Configuration

If everything is hooked up properly, powered and a suitable convert clock is present, clicking the Collect button should result in time and frequency plots displayed in the PScope window. Additional information and help for PScope is available in the DC890 Quick Start Guide and in the online help available within the PScope program itself.

## Serial Programming

PScope has the ability to program the DC1370A board serially through the DC890. There are several options available in the LTC2262 family that are only available through serially programming. PScope allows all of these features to be tested.

These options are available by first clicking on the Set Demo Board Options icon on the PScopetoolbar (Figure3).

## DEMO MANUAL DC1370A

## PUICK START PROCEDURE



Figure 3. PScope Toolbar
This will bring up the menu shown in figure 4.


Figure 4. Demo Board Configuration Options

This menu allows any of the options available for the LTC2262 family to be programmed serially. The LTC2262 family has the following options:

Power Control: Selects between normal operation, nap, and sleep modes

- Normal (Default): Entire ADC is powered, and active
- Nap: ADC core powers down while references stay active
- Shutdown: The entire ADC is powered down

Clock Inversion: Selects the polarity of the CLKOUT signal

- Normal (Default): Normal CLKOUT polarity
- Inverted: CLKOUT polarity is inverted

Clock Delay: Selects the phase delay of the CLKOUT signal:

- None (Default): No CLKOUT delay
- 45 deg: CLKOUT delayed by 45 degrees
- 90 deg: CLKOUT delayed by 90 degrees
- 135 deg: CLKOUT delayed by 135 degrees

Clock Duty Cycle: Enable or disables Duty Cycle Stabilizer

- Stabilizer off (Default): Duty Cycle Stabilizer Disabled
- Stabilizer on: Duty Cycle Stabilizer Enabled

Output Current: Selects the LVDS output drive current. This option is not used on the DC1370A

- 1.75 mA (Default): LVDS output driver current
- 2.1mA: LVDS output driver current
- 2.5mA: LVDS output driver current
- 3.0mA: LVDS output driver current
- 3.5mA: LVDS output driver current
- 4.0mA: LVDS output driver current
- 4.5 mA : LVDS output driver current

Internal Termination: Enables LVDS Internal Termination. This option is not used on the DC1370A

- Off (Default): Disables internal termination
- On: Enables internal termination

Outputs: Enables Digital Outputs

- Enabled (Default): Enables digital outputs
- Disabled: Disables digital outputs


## DEMO MANUAL DC1370A

## QUICK START PROCEDURE

Output Mode: Selects Digital Output Mode

- Full Rate (Default): Full rate CMOS output mode
- Double LVDS: double data rate LVDS output mode (This mode is not supported by the DC1370A, please use the DC1369)
- Double CMOS: double data rate CMOS output mode

Test Pattern: Selects Digital Output Test Patterns

- Off (Default): ADC data presented at output
- All out =1: All digital outputs are 1
- All out = 0: All digital outputs are 0
- Checkerboard: OF, and D13-D0 Alternate between 101 010110100101 and 010101001011010 on alternating samples
- Alternating: Digital outputs alternate between all 1's and all O's on alternating samples

Alternate Bit: Alternate Bit Polarity (ABP) Mode

- Off (Default): Disables alternate bit polarity
- On: Enables alternate bit polarity (Before enabling ABP, be sure the part is in offset binary mode)
- Randomizer: Enables Data Output Randomizer
- Off (Default): Disables data output randomizer
- On: Enables data output randomizer
- Two's complement: Enables Two's Complement Mode
- Off (Default): Selects offset binary mode
- On: Selects two's complement mode

Once the desired settings are selected hit OK and PScope will automatically update the register of the device on the DC1370A demo board.

## DEMO MANUAL DC1370A

## PARTS LIST

| ITEM | QTY | REFERENCE | PART DESCRIPTION | MANUFACTURER/PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | C1 | CAP, 0402 OPTION | OPTION |
| 2 | 12 | $\begin{aligned} & \text { C2, C3, C6, C7, C38, C39, C52, } \\ & \text { C53, C58, C60, C61, C63 } \end{aligned}$ | CAP, 0402, 0.01 ${ }^{\text {F }}$, 10\%, 16V, X7R | AVX 0402YC103KAT |
| 3 | 2 | C10, C9 | CAP, 0402, 8.2pF, 5\%, 50V, COG | AVX 04025A8R2JAT2A |
| 4 | 6 | C12, C15, C18, C19, C21, C37 | CAP, 0402, 0.14F, 10\%, 10V, X5R | TDK C1005X5R1A104K |
| 5 | 3 | C13, C17, C23 | CAP, 0402, 1 1 F, 10\%, 10V, X5R | TDK C1005X5R1A105K |
| 6 | 3 | C14, C22, C57 | CAP, 0603, 1 $\mu \mathrm{F}, 10 \%, 16 \mathrm{~V}, \mathrm{X7R}$ | TDK C1608X7R1C105K |
| 7 | 1 | C20 | CAP, 0402, 1uF, 10\%, 10V, X5R | MURATA GRM155R61A105KE15D |
| 8 | 1 | C24 | CAP, 0603, 4.7 ${ }^{\text {F }}$, 20\%, 6.3V, X5R | TDK C1608X5R0J475MT |
| 9 | 13 | C26-C36, C40, C56 | CAP, 0603, 0.1陦, 10\%, 50V, X7R | TDK C1608X7R1H104K |
| 10 | 1 | C51 | CAP, 0402, 4.7pF, $\pm 0.25 \mathrm{pF}, 50 \mathrm{~V}$, NPO | AVX 04025A4R7CAT2A |
| 11 | 3 | C54, C55, C59 | CAP, 1206, 22 $\mu \mathrm{F}, 10 \%, 6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}$ | AVX 12066D226KAT2A |
| 12 | 9 | R9, R10, R46, R48, R54, R56, C62, C64, R75 | RES, 0402, $0 \Omega$ JUMPER | VISHAY CRCW04020000ZOED |
| 13 | 1 | D1 | DIODE, SCHOTTKY SOT-23 | AVAGO HSMS-2822 |
| 14 | 3 | JP2, JP3, JP4 | HEADER, 3-PIN, 2 mm | SAMTEC TMM-103-02-L-S |
| 15 | 3 | J5, J7, J9 | CONN, BNC, SMA $50 \Omega$ EDGE-LANCH | E.F.JOHNSON, 142-0701-851 |
| 16 | 1 | J8 | HEADER, $2 \times 7,2 \mathrm{~mm}$ | MOLEX 87331-1420 |
| 17 | 1 | L1 | IND, 0603, $56 \mu \mathrm{H}, 5 \%$ | MURATA LQP18MN56NG02D |
| 18 | 3 | L2, L3, L4 | FERRITE BEAD, 1206 | MURATA BLM31PG330SN1L |
| 19 | 1 | L5 | IND, 0603 BEAD | OPTION |
| 20 | 0 | L6 | IND, 0603 OPT | OPTION |
| 21 | 6 | RN1, RN2, RN3, RN4, RN5, RN6 | RES ARRAY, $33 \Omega$ | VISHAY CRA04SS08333ROJTD |
| 22 | 2 | R1,R2 | RES, 0402, 301 $\Omega$, 1\%, 1/16W | VISHAY CRCW0402301RFKED |
| 23 | 0 | $\begin{aligned} & \text { R4, R5, R49, R52, R53, R55, } \\ & \text { R57, R74 } \end{aligned}$ | RES, 0402 OPTION | OPTION |
| 24 | 1 | R6 | RES, 0402, 10k $\Omega$, 5\%, 1/16W | VISHAY CRCW040210KOJNED |
| 25 | 1 | R7 | RES, 0402, 64.9k, $1 \%$, 1/16W | VISHAY CRCW040264K9FKED |
| 26 | 2 | R8, R47 | RES, 0402, 100k $\Omega, 1 \%, 1 / 16 \mathrm{~W}$ | YAGEO RC0402FR-07100KL |
| 27 | 4 | R14, R33, R34, R35 | RES, 0402, $1 \mathrm{k} \Omega, 5 \%, 1 / 16 \mathrm{~W}$ | PANASONIC ERJ-2GEJ102X |
| 28 | 1 | R16 | RES, 0402, 100 $2,5 \%, 1 / 16 \mathrm{~W}$ | VISHAY CRCW0402100RJNED |
| 29 | 1 | R24 | RES, 0402, 100k $\Omega$, $5 \%$, 1/16W | VISHAY CRCW0402100KJNED |
| 30 | 3 | R25, R26, R29 | RES, 0603, 4.99k , 1\%, 1/16W | AAC CR16-4991FM |
| 31 | 3 | R36, R44, R45 | RES, 0402, $86.6 \Omega, 1 \%, 1 / 16 \mathrm{~W}$ | VISHAY CRCW040286R6FKED |
| 32 | 2 | R40, R39 | RES, 0402, 24.9 , 1\%, 1/16W | YAGEO RC0402FR-0724R9FL |
| 33 | 1 | R50 | IND, 36nH | COILCRAFT 0402CS-36NXJB |
| 34 | 1 | R51 | RES, 0402, 301 $\Omega$, 1\%, 1/16W OPTION | OPTION |
| 35 | 5 | TP1, TP2, TP3, TP4, TP5 | TURRETS | MILLMAX 2501-2-00-80-00-00-07-0 |
| 36 | 1 | T1 | XFMR, 1:1 | MACOM MABA-007159-000000 |
| 37 | 1 | T2 | XFMR, 1:1 CT | M/A-COM MABAES0060 |
| 38 | 1 | T3 | XFMR, 1:4 CT | COILCRAFT WBC4-1WLB |
| 39 | 1 | U1 | IC, 24LCO25-I/ST | MICROCHIP TECH. 24LC025-I/ST |
| 40 | 2 | U7, U3 | IC, BI-DIRECTIONAL INTERFACE | FAIRCHILD FXLH42245 |

## DEMO MANUAL DC1370A

## PARTS LIST

| 41 | 1 | U4 | IC, LDO Micropower Regulators | LINEAR TECH. LT1763CDE-1.8 |
| ---: | :--- | :--- | :--- | :--- |
| 42 | 1 | U5 | IC, 8-BIT, I/0 EXPANDER | PHILIPS SEMI PCF8574TS/3 |
| 43 | 2 | U10, U6 | IC, LDO Micropower Regulators | LINEAR TECH. LT1763CDE |
| 44 | 1 | U8 | IC, ULP INVERTER | FAIRCHILD NC7SP14P5X |
| 45 | 1 | U9 | IC, EEPROM | MICROCHIP TECH. 24LC32A-I/ST |
| 46 | 3 | XJP2, XJP3, XJP4 | SHUNT, 2mm | SAMTEC 2SN-BK-G |
| 47 | 4 |  | STANDOFF, SNAP ON | KEYSTONE_8831 |

## SCHEMATIC DIAGRAM



## SCHEMATIC DIAGRAM



## DEMO MANUAL DC1370A

## DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:
This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.
If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).
No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.
LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.
Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. Common sense is encouraged.

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    $\boldsymbol{\mathcal { T }}$, LT, LTC, LTM, $\mu$ Module, Linear Technology and the Linear logo are registered trademarks and QuikEval and PScope are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

