

LTC4232: 5A Integrated Hot Swap Controller

DESCRIPTION

Demonstration circuit 1886A features the LTC4232 5A Integrated Hot Swap™ Controller. The LTC4232 is ideally suited for demanding power distribution control in 2.9V to 15V applications for hot board insertion protection, high side power switching, and electronic circuit breaker functions. The LTC4232 provides a rich set of features to support Hot Swap applications including:

- 2% accurate undervoltage and overvoltage protection
- Overtemperature protection
- Adjustable inrush current control
- Adjustable, 10% accurate current limit with programmable cutout time

- Programmable output voltage ramp rate
- Configurable for auto-retry or latching on overcurrent faults
- Power good and fault outputs

Available in a 16-lead 5mm × 3mm DFN package, the LTC4232 is showcased on demonstration circuit 1886A, configured for a 12V application. By changing a few passive components, 2.9V to 15V applications can easily be evaluated.

Design files for this circuit board are available at <http://www.linear.com/demo>

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

PERFORMANCE SUMMARY (T_A = 25°C)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD}	Input Supply Range		2.9		15	V
dV _{GATE} /dt	GATE Pin Turn-On Ramp Rate		0.15	0.3	0.55	V/ms
R _{ON}	MOSFET + Sense Resistor On-Resistance		15	33	50	mΩ
I _{LIM(TH)}	Current Limit Threshold	V _{FB} = 1.23V	5.0	5.6	6.1	A
I _{LIM(TH)}	Current Limit Threshold	V _{FB} = 0V V _{FB} = 1.23V, R _{SET} = 20k	1.2 2.6	1.5 2.9	1.8 3.3	A A
V _{TH}	OV, UV, FB Pin Threshold Voltage	V _{IN} Rising	1.21	1.235	1.26	V
V _{UV(RTH)}	UV Pin Reset Threshold Voltage	V _{UV} Falling	0.55	0.62	0.7	V
V _{FB(HYST)}	FB Pin Power Good Hysteresis		10	20	30	mV
V _{TIMER(H)}	TIMER Pin High Threshold	V _{TIMER} Rising	1.2	1.235	1.28	V
V _{TIMER(L)}	TIMER Pin Low Threshold	V _{TIMER} Falling	0.1	0.21	0.3	V
I _{TIMER(UP)}	TIMER Pin Pull-Up Current	V _{TIMER} = 0	-80	-100	-120	μA
I _{TIMER(DN)}	TIMER Pin Pulldown Current	V _{TIMER} = 1.2V	1.4	2	2.6	μA
I _{GATE(UP)}	Gate Pull-Up Current	Gate Drive On, V _{GATE} = V _{OUT} = 12V	-18	-14	-29	μA
t _{D(AUTO-RET)}	Auto-Retry Turn-On Delay		50	100	150	ms

QUICK START PROCEDURE

Demonstration circuit 1886A is easy to set up to evaluate the performance of the LTC4232. Refer to Figure 1 for proper measurement equipment setup and follow the procedure below.

Demonstration Circuit 1886A has two user configurable jumper options:

- JP1 TIMER DURATION: Set to 2ms for the internal 2ms timer or 12ms determined by C1. C1 may be replaced for other timer durations. (Default position: 12ms)
- JP2 AUTORETRY: Set to ON for auto-retry or OFF for latching on overcurrent faults. (Default position: OFF)




Figure 1. Proper Measurement Equipment Setup

QUICK START PROCEDURE

LEDs indicate the state of input power, output power, $\overline{\text{FAULT}}$ and PG. Load current can be monitored on the I_{MON} turret, which has a gain of 0.4V/A determined by R_{MON} (20k).

Set an adjustable power supply capable of supplying 10A to 12V. Turn off power and connect the supply to the V_{DD} and GND turrets.

Connect a suitable load to the V_{OUT} and GND turrets. This load can be an electronic load or power resistors capable of dissipating 100W.

NOTE: Because the LTC4232 incorporates foldback current limiting, the nominal start-up current supplied to the load is 1.5A and can be as low as 1.2A. This current limit increases linearly until the FB pin exceeds 0.6V ($V_{\text{OUT}} > 5.1\text{V}$). An electronic constant current load set to 1.5A will not permit the circuit to turn on unless it is gated on by the PG signal (as would be the case with a DC/DC converter controlled by the PG signal). Resistive loading will not have this problem.

Turn on the power supply, verify the input voltage is 12V. Verify the output voltage and the load current, D2 and D4 should both be lit (input voltage and output voltage,

respectively) and both D3 ($\overline{\text{FLT}}$) and D5 (PG) should be off. On power-up, observe the slope of V_{OUT} . This should be in the range of 0.15 to 0.55V/ms, corresponding to a ramp-up time of 22ms to 80ms to 12V. With the circuit functioning, additional evaluations can now be performed.

OV/UV/PG thresholds: Set the input supply to zero and ramp the voltage slowly, observing the following events. Above 10.3V, the circuit will be out of UV lockout and the output should ramp-up, lighting D4. Above 10.9V the FB pin will be past its threshold, asserting the PG pin high and extinguishing D5. Increasing the supply past 15.8V will engage OV lockout; D4 will extinguish and D5 will light. Note that the voltages indicated in this step are maximums, taking into consideration the tolerances of the resistors and the LTC4232 inputs.

Current Limit Thresholds: With the input supply set to 12V, load the output with a 2.5 Ω power resistor capable of dissipating 60W. Power should remain on, as the current will be below the 5.0A minimum current limit threshold. Next, load the output with a 1.8 Ω power resistor. Power should be interrupted, as the current will be above the 6.1A maximum current limit threshold.

QUICK START PROCEDURE

Inrush into capacitive load: One of the main functions of a hot swap circuit is to provide controlled ramp-up into a capacitive load to avoid disturbing the input power supply. For the following tests, ensure that the AUTORETRY jumper is set to OFF and the TIMER DURATION jumper is set to 12ms. To guarantee that current limit is never reached during ramp-up into a capacitor, the current must be less than the minimum current limit threshold of 1.2A when the gate ramp rate is at its maximum value of 0.55V/ms. (Note that the minimum current limit threshold occurs when the FB pin is at zero.)

$$C = I/(dV/dt) = 1.2A/(0.55V/ms) = 2182\mu F$$

Thus, the circuit will always power up successfully with a 2000 μ F capacitor at V_{OUT} , and observation of the TIMER turret post will show that it never begins to ramp. Figure 2 shows successful ramp-up into a 1200 μ F capacitor. Inrush current is determined by ramp rate alone.

It is more complicated to find the smallest capacitor that is guaranteed to prevent successful ramp-up, since the current into the load capacitor is a function of the scaled output voltage at the FB pin. As a starting point, the minimum ramp rate of 0.15V/ms should produce a current greater than the maximum current limit threshold of 1.8A (when FB is at zero) to ensure that the timer begins to ramp as soon as the output begins to rise.

$$C = I/(dV/dt) = 1.8A/(0.15V/ms) = 12000\mu F$$




Figure 2. Successful Ramp-Up into 1200 μ F

QUICK START PROCEDURE

Observation of the TIMER pin will show that it begins to ramp as soon as the output begins to ramp. At this ramp rate, the output voltage will only be at 1.8V after 12ms, and hence the FB pin will be at 0.21V, above the point at which the current limit threshold begins to increase. If the ramp-up becomes limited by the slew rate of the gate pin, the output voltage will continue to rise and successfully power up. However, if the ramp-up continues to be limited by the current limit threshold, the timer will expire. Figure 3 shows unsuccessful ramp-up into an 8000 μ F capacitor. Current reaches the initial limit when FB is at zero. Once FB rises above approximately 100mV the current (and hence the output ramp rate) increases, however the timer expires before the output reaches its final value.

The correct way to ensure successful power-up into an output capacitance greater than 2000 μ F is to reduce

the ramp rate by installing a 1k resistor and a suitable capacitor for R_{GATE} and C_{GATE} following the procedure in the data sheet. Increasing the timer duration carries the risk of exceeding the Safe Operating Area (SOA) of the internal MOSFET.

Circuit Testing Notes: As in all high current testing, it is a good idea to use twisted pair power leads to minimize circuit inductance. Under step loads significant voltage spikes can occur as a result of this inductance causing false overvoltage or undervoltage trips. If there is significant lead length between the power supply and the DC1886A, add additional bulk capacitance across the V_{IN} and GND turrets. This capacitance may also be needed if stepping the load results in significant voltage steps on the input, particularly if performing tests of the circuit breaker function.





Figure 3. Unsuccessful Ramp-Up into 8000 μ F

SCHEMATIC DIAGRAM



PARTS LIST

ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
1	0	RGATE, CGATE	CAP, 0603	OPT
2	0	CIN1, COUT2	CAP, SANYO\16X25\H	OPT
3	1	COUT1	CAP, TANT, 22 μ F 25V, 20%, 7343	AVX, TPSD226M025R0200
4	1	C1	CAP, X5R, 1 μ F 25V, 0603	AVX, 06033D105KAT2A
5	1	C2	CAP, X5R, 0.1 μ F 25V, 0603	AVX, 06033C104KAT2A
6	1	D1	DIODE, 400W TRANSIENT VOLTAGE SUPPRESSOR, SMA-DIODE	DIODES INC., SMAJ22A
7	2	D2, D4	LED, SMT, GREEN	PANASONIC, LN1351C-(TR)
8	2	D3, D5	LED, SMT, RED	PANASONIC, LN1251C-(TR)
9	4	E1, E2, E3, E4	TURRET, TEST PIN, .094"	MILL-MAX, 2501-2-00-80-00-00-07-0
10	8	E5-E12	TURRET, TEST PIN, .064"	MILL-MAX, 2308-2-00-80-00-00-07-0
11	2	JP1, JP2	JMP, HD1X3, .079CC	SAMTEC, TMM-103-02-L-S
12	1	RMON	RES., CHIP, 20K, 1/16W, 5%, 0805	YAGEO, RC0805JR-0720KL
13	0	RSET	RES., CHIP, 0805	OPT
14	4	R1, R2, R3, R5	RES., CHIP, 3.3K, 1/16W, 5%, 0603	YAGEO, RC0603JR-073K3L
15	1	R4	RES., CHIP, 150K, 1/16W, 5%, 0603	YAGEO, RC0603JR-07150KL
16	3	R6, R7, R8	RES., CHIP, 20K, 1/16W, 5%, 0603	YAGEO, RC0603JR-0720KL
17	1	R9	RES., CHIP, 140K, 1/16W, 5%, 0603	YAGEO, RC0603JR-07140KL
18	1	R10	RES., CHIP, 226K, 1/16W, 5%, 0603	YAGEO, RC0603JR-07226KL
19	1	U1	I.C., LTC4232IDHC, DFN16DHC	LINEAR TECH., LTC4232IDHC
20	1	SHUNT, 0.079" CENTER	SAMTEC, 2SN-BK-G	325

DEMO MANUAL DC1886A

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following **AS IS** conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. **LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.**

LTC currently services a variety of customers for products around the world, and therefore this transaction **is not exclusive**.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. **Common sense is encouraged.**

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Management IC Development Tools](#) category:

Click to view products by [Analog Devices](#) manufacturer:

Other Similar products are found below :

[EVAL-ADM1168LQEBZ](#) [EVB-EP5348UI](#) [MIC23451-AAAYFL EV](#) [MIC5281YMME EV](#) [DA9063-EVAL](#) [ADP122-3.3-EVALZ](#) [ADP130-0.8-EVALZ](#) [ADP130-1.2-EVALZ](#) [ADP130-1.5-EVALZ](#) [ADP130-1.8-EVALZ](#) [ADP1714-3.3-EVALZ](#) [ADP1716-2.5-EVALZ](#) [ADP1740-1.5-EVALZ](#) [ADP1752-1.5-EVALZ](#) [ADP1828LC-EVALZ](#) [ADP1870-0.3-EVALZ](#) [ADP1871-0.6-EVALZ](#) [ADP1873-0.6-EVALZ](#) [ADP1874-0.3-EVALZ](#) [ADP1882-1.0-EVALZ](#) [ADP199CB-EVALZ](#) [ADP2102-1.25-EVALZ](#) [ADP2102-1.875EVALZ](#) [ADP2102-1.8-EVALZ](#) [ADP2102-2-EVALZ](#) [ADP2102-3-EVALZ](#) [ADP2102-4-EVALZ](#) [ADP2106-1.8-EVALZ](#) [ADP2147CB-110EVALZ](#) [AS3606-DB](#) [BQ24010EVM](#) [BQ24075TEVM](#) [BQ24155EVM](#) [BQ24157EVM-697](#) [BQ24160EVM-742](#) [BQ24296MEVM-655](#) [BQ25010EVM](#) [BQ3055EVM](#) [NCV891330PD50GEVB](#) [ISLUSBI2CKIT1Z](#) [LM2744EVAL](#) [LM2854EVAL](#) [LM3658SD-AEV/NOPB](#) [LM3658SDEV/NOPB](#) [LM3691TL-1.8EV/NOPB](#) [LM4510SDEV/NOPB](#) [LM5033SD-EVAL](#) [LP38512TS-1.8EV](#) [EVAL-ADM1186-1MBZ](#) [EVAL-ADM1186-2MBZ](#)