# Dual Channel 4A, 42V, Synchronous Step-Down Silent Switcher 2 with $6.2 \mu \mathrm{~A}$ Quiescent Current DESCRIPTIOn 

- Silent Switcher ${ }^{\circledR 2}$ Architecture:
- Ultralow EMI on Any PCB
- Eliminates PCB Layout Sensitivity
- Internal Bypass Capacitors Reduce Radiated EMI
- Optional Spread Spectrum Modulation
- 4A DC from Each Channel Simultaneously
- Up to 6A on Either Channel
- Ultralow Quiescent Current Burst Mode ${ }^{\circledR}$ Operation:
- $6.2 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$ Regulating $12 \mathrm{~V}_{\text {IN }}$ to $5 \mathrm{~V}_{\text {OUT1 }}$ and $3.3 \mathrm{~V}_{\text {OUT2 }}$
- Output Ripple <10mVp-p
- Optional External VC Pin: Fast Transient Response and Current Sharing (Extra $50 \mu \mathrm{~A} \mathrm{I}_{Q} /$ Channel)
- Forced Continuous Mode
- High Efficiency at High Frequency
- $94.6 \%$ Efficiency at $2 \mathrm{~A}, 5 \mathrm{~V}_{\text {OUT }}$ from $12 \mathrm{~V}_{\text {IN }}$ at 2 MHz
- $93.3 \%$ Efficiency at $4 \mathrm{~A}, 5 \mathrm{~V}_{\text {OUT }}$ from $12 \mathrm{~V}_{\text {IN }}$ at 2 MHz
- Fast Minimum Switch On-Time: 40ns
- Wide Input Voltage Range: 3.0V to 42V
- Adjustable and Synchronizable: 300 kHz to 3 MHz
- Small $4 \mathrm{~mm} \times 6 \mathrm{~mm} 32$-Pin LQFN Package
- AEC-Q100 Qualified for Automotive Applications


## APPLICATIONS

- General Purpose Step-Down
- Automotive and Industrial Supplies

The LT® ${ }^{\circledR} 650$ S is a dual step-down regulator that delivers up to 4A of continuous current from both channels and supports loads up to 6 A from each channel. The LT8650S features the second generation Silent Switcher architecture to minimize EMI emissions while delivering high efficiency at high switching frequencies. This includes integration of bypass capacitors to optimize high frequency currentloops and make it easy to achieve advertised EMI performance by eliminating layout sensitivity.

The fast, clean, low overshoot, switching edges enable high efficiency operation even at high switching frequencies, leading to a small overall solution size. Peak current mode control with a 40 ns minimum on-time allows high step down ratios at high switching frequencies.

Burst Mode operation features a $6.2 \mu \mathrm{~A}$ quiescent current resulting in high efficiency at low output currents, forced continuous mode allows fixed switching frequency operation over the entire output load range, and spread spectrum operation can further reduce EMI emissions. External VC pins allow optimal loop compensation for fast transient response. The VC pins can also be used for current sharing and the CLKOUT pin enables synchronizing two LT8650S chips to generate a 4-phase, 16A supply.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S patents, including 8823345 .

## TYPICAL APPLICATION


ABSOLUTE MAXIMUM RATIOGS
(Note 1)
$\mathrm{V}_{\text {IN1 }}, \mathrm{V}_{\text {IN2 }}$, EN/UV1, EN/UV2, PG1, PG2 ..... 42V
BIAS ..... 30V
FB1, FB2, SS1, SS2 ..... 4 V
VC1, VC2 ..... 3.5 V
SYNC. ..... 6 V
Operating Junction Temperature Range (Note 2)LT8650SE
$\qquad$ -40 to $125^{\circ} \mathrm{C}$
LT8650SI ..... -40 to $125^{\circ} \mathrm{C}$
LT8650SJ -40 to $150^{\circ} \mathrm{C}$
LT8650SH ..... -40 to $150^{\circ} \mathrm{C}$
Storage Temperature Range ..... -65 to $150^{\circ} \mathrm{C}$
Maximum Reflow (Package Body)
Temperature ..... $260^{\circ} \mathrm{C}$

## PIn COnfiGURATIOn <br> PIn COnfiGURATIOn



## ORDER INFORMATION

|  |  | PAD OR BALL | PART | MARKING | PACKAGE* | MS | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LEAD FREE FINISH | TAPE AND REEL | FINISH | DEVICE | FINISH CODE | TYPE | RATING | (SEE NOTE 2) |
| LT8650SEV\#PBF | LT8650SEV\#TRPBF | Au (RoHS) | 8650SV | e4 | LQFN (Laminate Package with QFN Footprint) | 3 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8650SIV\#PBF | LT8650SIV\#TRPBF |  |  |  |  |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8650SHV\#PBF | LT8650SHV\#TRPBF |  |  |  |  |  | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| AUTOMOTIVE PRODUCTS** |  |  |  |  |  |  |  |
| LT8650SEV\#WPBF | LT8650SEV\#WTRPBF | Au (RoHS) | 8650SV | e4 | LQFN (Laminate Package with QFN Footprint) | 3 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8650SIV\#WPBF | LT8650SIV\#WTRPBF |  |  |  |  |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8650SJV\#WPBF | LT8650SJV\#WTRPBF |  |  |  |  |  | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8650SHV\#WPBF | LT8650SHV\#WTRPBF |  |  |  |  |  | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

- Device temperature grade is indicated by a label on the shipping container.
- Pad or ball finish code is per IPC/JEDEC J-STD-609.
*The LT8650S package has the same dimensions as a standard $6 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN package
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a \#W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Input Voltage |  | $\bullet$ |  | 2.6 | 3 | V |
| $V_{\text {IN1 }}$ Quiescent Current in Shutdown | $\mathrm{V}_{\text {EN/UV1 }}=\mathrm{V}_{\text {EN/UV2 }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}$ | - |  | 1.7 | $\begin{gathered} \hline 4 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $V_{I N 1}+V_{C C}$ Quiescent Current in Sleep with Internal Compensation | $\begin{aligned} & V_{E N / U V 11}=V_{E N / U V 2}=2 V, V_{F B 1}=V_{F B 2}>0.8 \mathrm{~V}, V_{V C 1}=V_{V C 2}=V_{C C}, \\ & V_{S Y N C}=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | 3.7 | $\begin{gathered} 8 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $V_{I N 1}+V_{C C}$ Quiescent Current in Sleep with External Compensation | $\begin{aligned} & V_{E N / U V 1}=V_{E N / U V 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}>0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{VC} 1}=\mathrm{V}_{\mathrm{VC} 2}=\text { Float, } \\ & \mathrm{V}_{\text {SYNC }}=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | 90 | $\begin{aligned} & 120 \\ & 140 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $V_{\text {IN1 }}+V_{\text {CC }}$ Quiescent Current when Active | $\mathrm{V}_{\text {EN/UV1 }}=\mathrm{V}_{\text {EN/UV2 }}=2 \mathrm{~V}, \mathrm{~V}_{\text {FB1 }}=\mathrm{V}_{\text {FB2 }}>0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{VC1}}=\mathrm{V}_{\mathrm{VC} 2}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {SYNC }}=3.4 \mathrm{~V}$ | $\bullet$ |  | 5 | 7 | mA |
| $\mathrm{V}_{\text {IN }}$ Current in Regulation | $\begin{aligned} & V_{\text {IN }}=12 \mathrm{~V}, V_{\text {OUT }}=3.3 \mathrm{~V}, \text { Output Load }=100 \mu A, V_{V C 1}=V_{V C 2}=V_{C C}, V_{\text {SYNC }}=0 \mathrm{~V} \\ & V_{\text {IN }}=12 V, V_{\text {OUT }}=3.3 \mathrm{~V} \text {, Output Load }=1 \mathrm{~mA}, V_{V C 1}=V_{V C 2}=V_{C C}, V_{\text {SYNC }}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 45 \\ 350 \end{gathered}$ | $\begin{gathered} 75 \\ 550 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Feedback Reference Voltage |  | - | $\begin{aligned} & 0.794 \\ & 0.790 \end{aligned}$ | $\begin{aligned} & \hline 0.800 \\ & 0.800 \end{aligned}$ | $\begin{aligned} & \hline 0.806 \\ & 0.810 \end{aligned}$ | V |
| Feedback Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=4.0 \mathrm{~V}$ to 36 V |  |  | 0.004 | 0.02 | \%/V |
| Feedback Pin Input Current | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ |  | -20 |  | 20 | nA |
| Minimum On-Time | $\mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}, \mathrm{SYNC} \geq 2 \mathrm{~V}$ | $\bullet$ |  | 40 | 60 | ns |
| Oscillator Frequency | $\begin{aligned} & R_{T}=133 \mathrm{k} \\ & R_{T}=35.7 \mathrm{k} \\ & R_{T}=15 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \bullet \\ & \bullet \\ & \bullet \end{aligned}$ | $\begin{aligned} & 270 \\ & 0.94 \\ & 1.85 \end{aligned}$ | $\begin{aligned} & 300 \\ & 1.0 \\ & 2.00 \end{aligned}$ | $\begin{aligned} & 330 \\ & 1.06 \\ & 2.15 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Top Power NMOS Current Limit |  |  | 10 | 12 | 14 | A |
| Bottom Power NMOS Current Limit |  |  | 6.5 | 8.5 | 10.5 | A |
| SW Leakage Current | $\mathrm{V}_{\text {IN }}=42 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}, 42 \mathrm{~V}$ |  | -2 |  | 2 | $\mu \mathrm{A}$ |
| EN/UV Pin Threshold | EN/UV Falling | $\bullet$ | 0.7 | 0.74 | 0.78 | V |
| EN/UV Pin Hysteresis |  |  |  | 30 |  | mV |
| EN/UV Pin Current | $V_{\text {EN }} / \mathrm{UV}=2 \mathrm{~V}$ |  | -20 |  | 20 | nA |
| PG Upper Threshold Offset from $\mathrm{V}_{\text {FB }}$ | $V_{\text {FB }}$ Falling | $\bullet$ | 5.4 | 7.2 | 9 | \% |
| PG Lower Threshold Offset from $\mathrm{V}_{F B}$ | $V_{\text {FB }}$ Rising | $\bullet$ | -9.3 | -7.5 | -5.7 | \% |
| PG Hysteresis |  |  |  | 0.3 |  | \% |
| PG Leakage | $\mathrm{V}_{\mathrm{PG}}=12 \mathrm{~V}$ |  | -40 |  | 40 | nA |
| PG Pull-Down Resistance | $V_{P G}=0.1 \mathrm{~V}$ | $\bullet$ |  | 600 | 1200 | Ohm |
| SYNC Threshold | SYNC DC and Clock Low Level Voltage SYNC Clock High Level Voltage SYNC DC High Level Voltage |  | 0.4 |  | $\begin{aligned} & 1.5 \\ & 2.8 \end{aligned}$ | V V V |
| SYNC Pin Current | $\mathrm{V}_{\text {SYNC }}=6 \mathrm{~V}$ |  |  | 120 |  | $\mu \mathrm{A}$ |
| SS Source Current |  | - | 1.0 | 2.0 | 3.0 | $\mu \mathrm{A}$ |
| SS Pull-Down Resistance | Fault Condition, SS $=0.1 \mathrm{~V}$ |  |  | 200 |  | $\Omega$ |
| Error Amplifier Transconductance | $\mathrm{V}_{\mathrm{C}}=1.25 \mathrm{~V}$ |  |  | 0.9 |  | mS |
| VC Source Current | $\mathrm{V}_{\text {FB }}=0.6 \mathrm{~V}, \mathrm{~V}_{V C}=1.25 \mathrm{~V}$ |  |  | 185 |  | $\mu \mathrm{A}$ |
| VC Sink Current | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~V}_{V C}=1.25 \mathrm{~V}$ |  |  | 185 |  | $\mu \mathrm{A}$ |
| VC Pin to Switch Current Gain |  |  |  | 9.6 |  | A/V |
| TEMP Output Voltage | $\begin{aligned} & \begin{array}{l} I_{\text {TEMP }}=0 \mu \mathrm{~A}, \text { Temperature } \end{array}=25^{\circ} \mathrm{C} \\ & I_{\text {TEMP }}=0 \mu \mathrm{~A}, \text { Temperature }=125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} \hline 250 \\ 1200 \end{gathered}$ |  | mV mV |

## ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT8650SE is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization, and correlation with statistical process controls. The LT8650SI is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes. The LT8650SJ is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
operating junction temperature range. Operating lifetime is derated at junction temperatures greater than $125^{\circ} \mathrm{C}$. The junction temperature ( $\mathrm{T}_{\mathrm{J}}$, in ${ }^{\circ} \mathrm{C}$ ) is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $P_{D}$, in Watts) according to the formula:
$T_{J}=T_{A}+\left(P_{D} \bullet \theta_{J A}\right)$ where $\theta_{J A}$ (in ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) is the package thermal impedance.
Note 3: This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed $150^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime

## TYPICAL PGRFORMANCE CHARACTERISTICS






## TYPICAL PERFORMANCE CHARACTERISTICS



Load Regulation


No Load Supply Current with External Compensation


- BOTH CHANNELS ENABLED, BIAS = FLOAT
-     - ONLY CHANNEL 2 ENABLED, BIAS = FLOAT
- =- BOTH CHANNELS ENABLED, BIAS = VOUT2
. $=$. ONLY CHANNEL 2 ENABLED, BIAS = V VUT2



## Line Regulation



No Load Supply Current


BOTH CHANNELS IN REGULATION

- INTERNAL COMP


No Load Supply Current with Internal Compensation


Top FET Current Limit


## LT8650S

TYPICAL PERFORMANCE CHARACTERISTICS






8650S G16





## Soft-Start Tracking

## TYPICAL PERFORMANCE CHARACTERISTICS




EN Pin Thresholds


RT Programmed Switching Frequency


Bias Pin Current per Channel


PG High Threshold


## Minimum Input Voltage




8650S G29

Bias Pin Current per Channel


## LT8650S

## TYPICAL PERFORMANCE CHARACTERISTICS



$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$
$\mathrm{CH} 1=5 \mathrm{~V}_{\text {OUT }}$
$\mathrm{CH} 2=3.3 \mathrm{~V}_{\text {OUT }}$
SYNC = FLOAT


$12 \mathrm{~V}_{\text {IN }}$ TO $5 \mathrm{~V}_{\text {OUt }}$ AT 100 mA SYNC = FLOAT

Switch Rising Edge


Transient Response Internal Compensation


40mA TO 2A TRANSIENT
$3.3 \mathrm{~V}_{\text {OUT }}$
$\mathrm{C}_{\text {OUT }}=47 \mu \mathrm{~F} \times 2$
$\mathrm{FCM}, \mathrm{f}$ SW $=2 \mathrm{MHz}$

Forced Continuous Mode (FCM)

1ns/DIV
SYNC = FLOA

Transient Response External Compensation


2A TO 4A TRANSIENT
$3.3 V_{\text {OUT }}$
$\mathrm{C}_{\text {OUT }}=47 \mu \mathrm{~F} \times 2$
FCM, $\mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$
$\mathrm{C}_{\mathrm{C}}=220 \mathrm{pF}, \mathrm{R}_{\mathrm{C}}=14 \mathrm{k} \Omega$

Burst Mode Operation

$12 \mathrm{~V}_{\text {IN }}$ TO $5 \mathrm{~V}_{\text {OUT }}$ AT 100 mA
SYNC $=0 \mathrm{~V}$

Start-Up Dropout Performance

$5 \Omega$ LOAD
(1A IN REGULATION)

## TYPICAL PERFORMANCE CHARACTERISTICS

Start-Up Dropout Performance

Case Temperature Rise

DC2407A DEMO BOARD
$\mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=3.3 \mathrm{~V}, \mathrm{f}_{\text {SW }}=2 \mathrm{MHz}$


Radiated EMI Performance (CISPR25 Radiated Emission Test with Class 5 Peak Limits)


## PIn fUnCTIOnS

RT (Pin 1): A resistor is tied between RT and ground to set the switching frequency.
$\mathrm{V}_{\text {IN1 }}$ (Pin 4,5): The $\mathrm{V}_{\text {IN1 }}$ pin supplies currentto the LT8650S internal circuitry and to the internal top side power switch of channel 1 . This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the $\mathrm{V}_{\mathrm{IN} 1}$ pin, and the negative capacitor terminal as close as possible to the GND pins. VIN1 must be 3 V or higher for LT8650S to operate.
$\mathrm{V}_{\text {IN2 }}$ (Pin 7, 8): The $\mathrm{V}_{\text {IN2 }}$ pin supplies current to the internal top side power switch of channel 2. This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the $\mathrm{V}_{\text {IN2 }}$ pin, and the negative capacitor terminal as close as possible to the GND pins. This input is capable of operating from a different supply than $\mathrm{V}_{\mathrm{IN} 1}$. $\mathrm{V}_{\text {IN1 }}$ must be present to run channel 2.

EN/UV1 (Pin 11): Channel 1 of the LT8650S is shut down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 0.77 V going up and 0.74 V going down. Tie to $\mathrm{V}_{\mathrm{IN} 1}$ if the shutdown feature is not used. An external resistor divider from $\mathrm{V}_{\text {IN1 }}$ can be used to program a $\vee_{\text {IN }}$ threshold below which channel 1 of the LT8650S will shut down. Do not float this pin.
EN/UV2 (Pin 12): Channel 2 of the LT8650S is shut down when this pin is low and active when this pin is high. The hysteretic threshold voltage is 0.77 V going up and 0.74 V going down. Tie to $\mathrm{V}_{\text {IN2 }}$ if shutdown feature is not used. An external resistor divider from $\mathrm{V}_{\text {IN2 }}$ can be used to program a $V_{\text {IN }}$ threshold below which channel 2 of the LT8650S will shut down. Do not float this pin.
TEMP (Pin 13): Temperature Output Pin. This pin outputs a voltage proportional to junction temperature. The pin is 250 mV for $25^{\circ} \mathrm{C}$ and has a slope of $9.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The output of this pin is not valid during light output loads on both channels while in Burst Mode operation. Put the LT8650S in forced continuous mode for the TEMP output to be valid across the entire output load range. See the Applications Information section for more information.

PG1 (Pin 14): The PG1 pin is the open-drain output of an internal comparator. PG1 remains low until the FB1 pin
is within $\pm 7.5 \%$ of the final regulation voltage, and there are no fault conditions. PG1 is pulled low during $\mathrm{V}_{\text {IN1 }}$ UVLO, VCC UVLO, Thermal Shutdown, or when the EN/ UV1 pin is low.

PG2 (Pin 15): The PG2 pin is the open-drain output of an internal comparator. PG2 remains low until the FB2 pin is within $\pm 7.5 \%$ of the final regulation voltage, and there are no fault conditions. PG2 is pulled low during $\mathrm{V}_{\text {IN1 }}$ UVLO, $\mathrm{V}_{\mathrm{CC}}$ UVLO, Thermal Shutdown, or when both the EN/UV2 pin is low.
SYNC (Pin 16): External Clock Synchronization Input. Ground this pin for low ripple Burst Mode operation at low output loads. Apply a DC voltage of 2.8 V to 4 V or tie to $V_{C C}$ for forced continuous mode with spread spectrum modulation. Float the SYNC pin for forced continuous mode without spread spectrum modulation. Apply a clock source to the SYNC pin for synchronization to an external frequency. The LT8650S will be in forced continuous mode when an external frequency is applied.

CLKOUT (Pin 17): In forced continuous mode, theCLKOUT pin provides a $50 \%$ duty cycle square wave 90 degrees out of phase with channel 1 . This allows synchronization with other regulators with up to four phases. When an external clock is applied to the SYNC pin, the CLKOUT pin will output a waveform with the same phase, duty cycle, and frequency as the SYNC waveform. In burst mode, the CLKOUT pin will be low. Float this pin if the CLKOUT function is not used.

BST2 (Pin 18): This pin is used to provide a drive voltage, higher than the input voltage, to the top side power switch of channel 2.

SW2 (Pin 19, 20): The SW2 pin is the output of the channel 2 internal power switches. Tie these pins together and connect them to the inductor and boost capacitor. This node should be kept small on the PCB for good performance.
SW1 (Pin 22, 23): The SW1 pin is the output of the channel 1 internal power switches. Tie these pins together and connectthem to the inductor and boost capacitor. This node should be kept small on the PCB for good performance.

## PIn fUnCTIOnS

BST1 (Pin 24): This pin is used to provide a drive voltage, higher than the input voltage, to the top side power switch of channel 1.

VCC (Pin 25): Internal Regulator Bypass Pin. The internal power drivers and control circuits are powered from this voltage. $V_{C C}$ current will be supplied from BIAS if $\mathrm{V}_{\text {BIAS }}>$ 3.1V, otherwise current will be drawn from $\mathrm{V}_{\text {IN1 }}$. Voltage on $\mathrm{V}_{\text {CC }}$ will vary between 2.8 V and 3.3 V when $\mathrm{V}_{\text {BIAS }}$ is between 3.0 V and 3.5 V . Decouple this pin to ground with at least a $1 \mu \mathrm{~F}$ low ESR ceramic capacitor. Do not load the $V_{C C}$ pin with external circuitry.
BIAS (Pin26): The internal regulator will draw current from BIAS instead of $\mathrm{V}_{\text {IN } 1}$ when BIAS is tied to a voltage higher than 3.1V. For output voltages of 3.3 V and above this pin should be tied to $\mathrm{V}_{\text {OUT }}$. If this pin is tied to a supply other than $V_{\text {OUt }}$ use a $1 \mu \mathrm{~F}$ local bypass capacitor on this pin.

VC1 (Pin 27): Channel 1 Error Amplifier Output and Switching Regulator Compensation Pin. Connect this pin to appropriate external components to compensate the regulator loop frequency response. Connect this pin to $V_{C C}$ to use the default internal compensation. If internal compensation is used, the burst mode quiescent current is only $2.5 \mu \mathrm{~A}$ for channel 1 . If external compensation is used, the burst mode quiescent current is increased to about $50 \mu \mathrm{~A}$ for channel 1.

FB1 (Pin 28): The LT8650S regulates the FB1 pinto 800mV. Connect the feedback resistor divider tap to this pin.

SS1 (Pin 29): Channel 1 Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during startup. A SS1 voltage below 0.8 V forces the LT8650S to regulate the FB1 pin to equal the SS1 pin voltage. When SS 1 is above 0.8 V , the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal $2 \mu$ A pull-up current from $V_{C C}$ on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with an internal
$200 \Omega$ MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the soft-start feature is not being used.
SS2 (Pin 30): Channel 2 Output Tracking and Soft-Start Pin. This pin allows user control of output voltage ramp rate during startup. A SS2 voltage below 0.8 V forces the LT8650S to regulate the FB2 pin to equal the SS2 pin voltage. When SS 2 is above 0.8 V , the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal $2 \mu \mathrm{~A}$ pull-up current from $V_{C C}$ on this pin allows a capacitor to program output voltage slew rate. This pin is pulled to ground with an internal $200 \Omega$ MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the soft-start feature is not being used.

FB2 (Pin31): The LT8650S regulates the FB2 pin to 800 mV . Connect the feedback resistor divider tap to this pin.

VC2 (Pin 32): Channel 2 Error Amplifier Output and Switching Regulator Compensation Pin. Connect this pin to appropriate external components to compensate the regulator loop frequency response. Connect this pin to $V_{C C}$ to use the default internal compensation. If internal compensation is used, the burst mode quiescent current is only $2.5 \mu \mathrm{~A}$ for channel 2 . If external compensation is used, the burst mode quiescent current is increased to about $50 \mu \mathrm{~A}$ for channel 2.
GND (Pin 2, 10, Exposed Pad Pins 33-38): LT8650S System Ground. Connect these pins to the system ground and the board ground plane. Place the negative terminal of the input capacitors as close to the GND pins as possible. The exposed pad must be soldered to the PCB in order to lower the thermal resistance.

## LT8650S

## BLOCK DIAGRAM



## OPERATION

## Foreword

The LT8650S is a dual monolithic step down regulator. The two channels are the same in terms of current capability and power switch size. The following sections describe the operation of channel 1 and common circuits. They will highlight channel 2 differences and interactions only when relevant. To simplify the application, both $\mathrm{V}_{\text {IN1 }}$ and $\mathrm{V}_{\text {IN2 }}$ are assumed to be connected to the same input supply. However, note that $\mathrm{V}_{\text {IN1 }}$ must be greater than 3 V for either channel to operate.

## Operation

The LT8650S is a dual monolithic, constantfrequency, peak current mode step-down DC/DC converter. An oscillator, with frequency set using a resistor on the RT pin, turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor then increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the VC node. The error amplifier servos the VC node by comparing the voltage on the $\mathrm{V}_{\mathrm{FB}}$ pin with an internal 0.8 V reference. When the load current increases it causes a reduction in the feedback voltage relative to the reference leading the error amplifier to raise the VC voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins or inductor current falls to zero when not in forced continuous mode (FCM). If overload conditions result in more than the bottom NMOS current limit flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

The S in LT8650S refers to the second generation Silent Switcher technology. This technology allows fast switching edges for high efficiency at high switching frequencies, while simultaneously achieving good EMI performance. This includes the integration of ceramic capacitors into the package for $\mathrm{V}_{I N 1}, \mathrm{~V}_{\mathrm{IN} 2}, \mathrm{~V}_{\mathrm{CC}}$, BST1, and BST2 (C1 to C5 in the Block Diagram). These caps keep all the fast AC current loops small, which improves EMI performance.

If either EN/UV pin is low, the corresponding channel is shut down. If both EN/UV pins are low, the LT8650S is fully shut down and draws $1.7 \mu \mathrm{~A}$ from the input supply. When the EN/UV pins are above 0.74V, corresponding switching regulators will become active. $3.7 \mu \mathrm{~A}$ is supplied by $\mathrm{V}_{\text {IN1 }}$ to common bias circuits for both channels.

Each channel can independently enter Burst Mode operation to optimize efficiency at light load. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the channel's contribution to input supply current. In a typical application, $6.2 \mu \mathrm{~A}$ will be consumed from input supply when regulating both channels with no load. Ground the SYNC pin for Burst Mode operation, float it for forced continuous mode (FCM) or apply a DC voltage from 2.8 V to 4 V to use FCM with spread spectrum modulation (SSM). If a clock is applied to the SYNC pin both channels will synchronize to the external clock frequency and operate in FCM. While in FCM the oscillator operates continuously and rising SW transitions are aligned to the clock. During light loads, the inductor current is allowed to go negative to maintain the programmed switching frequency. Minimum current limits for both power switches are enforced to prevent large negative inductor current from flowing back to the input. SSM dithers the switching frequency from the programmed value set by the RT pin up to $20 \%$ higher than the programmed value to spread out the switching energy in the frequency domain. The CLKOUT pin has no output in Burst Mode, but outputs a square wave 90 degrees phase shifted from channel 1 when in FCM. If a clock is applied to the SYNC pin, the CLKOUT pin has the same phase and duty cycle as the external clock.

To improve efficiency across all loads, supply current to internal circuitry can be sourced from the BIAS pin when biased at 3.3 V or above. Otherwise, the internal circuitry will draw current exclusively from $\mathrm{V}_{\text {IN1 }}$. The BIAS pin should be connected to the lowest $\mathrm{V}_{\text {OUt }}$ programmed at 3.3 V or above.

The VC pin allows the loop compensation of the switching regulator to be optimized based on the programmed switching frequency. Internal compensation can be se-

## LT8650S

## OPERATION

lected by connecting the $V C$ pin to $V_{C C}$, which simplifies the application circuit. External compensation improves the transient response at the expense of about $50 \mu \mathrm{~A}$ more quiescent current per channel.

Comparators monitoring the FB pin voltage will pull the corresponding PG pin low if the output voltage varies more than $\pm 7.5 \%$ (typical) from the regulation voltage or if a fault condition is present.

The voltage present at the TEMP pin is proportional to the average die temperature of the LT8650S. The TEMP pin will be 250 mV for a die temperature of $25^{\circ} \mathrm{C}$ and will have a slope of $9.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$

Tracking soft-start is implemented by providing constant current via the SS pin to an external soft-start capacitor to generate a voltage ramp. FB voltage is regulated to the voltage at the SS pin until it exceeds 0.8 V ; FB is then regulated to the reference 0.8 V . When the SS pin is below 40 mV , the corresponding switching regulator will stop switching. The SS capacitor is reset during shutdown, $V_{\text {IN1 }}$ undervoltage, or thermal shutdown.

Both channels are designed for output currents up to 6A, but thermal considerations practically limit the output currents to 4A of continuous current from each channel simultaneously. Channel 1 has a minimum $\mathrm{V}_{\text {IN1 }}$ requirement of 3 V , channel 2 can operate with no minimum $\mathrm{V}_{\text {IN2 }}$ provided the minimum $\mathrm{V}_{\text {IN } 1}$ has been satisfied.

## APPLICATIONS INFORMATION

## Achieving Ultralow Quiescent Current

To enhance efficiency at light loads, the LT8650S operates in low ripple Burst Mode operation, which keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and minimizing output voltage ripple. $3.7 \mu \mathrm{~A}$ is supplied by $\mathrm{V}_{\mathrm{IN1} 1}$ to common bias circuits. In Burst Mode operation the LT8650S delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode both channels consume a combined $6.2 \mu \mathrm{~A}$.

As the output load decreases, the frequency of single current pulses decreases (see Figure 1) and the percentage of time the LT8650S is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. By maximizing the time between pulses, the converter quiescent currentapproaches6.2 $\mu$ A for a typical application when there is no output load. Therefore, to optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current.

While in Burst Mode operation the current limit of the top switch is approximately 1.2 A resulting in output voltage ripple shown in Figure 2. Increasing the output capacitance willdecrease the output ripple proportionally. As load ramps upward from zero the switching frequency will increase but only up to the switching frequency programmed by the resistor at the RT pin as shown in Figure 1. The output load at which the LT8650S reaches the programmed frequency varies based on input voltage, output voltage, and inductor choice.

For some applications it is desirable to select forced continuous mode (FCM) to maintain full switching frequency down to zero output Ioad. See Forced Continuous Mode section.


Figure 1. Burst Frequency

$12 \mathrm{~V}_{\text {IN }}$ TO $5 \mathrm{~V}_{\text {OUT }}$ AT 100 mA
SYNC $=0 \mathrm{~V}$
Figure 2. Burst Mode Operation

## FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin (R1-2 forchannel 1, R3-4 for channel 2). Choose the resistor values according to:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\text {OUT1 }}}{0.8 \mathrm{~V}}-1\right)
$$

Reference designators refer to the Block Diagram. 1\% resistors are recommended to maintain output voltage accuracy.

## APPLICATIONS INFORMATION

Iflow input quiescentcurrentand good light-load efficiency are desired, use large resistor values for the FB resistor divider. The current flowing in the divider acts as a load current, and will increase the no-load input current to the converter, which is approximately:

$$
\mathrm{I}_{\mathrm{Q}}=3.7 \mu \mathrm{~A}+\left(\frac{\mathrm{V}_{\text {OUT1 }}}{\mathrm{R} 1+\mathrm{R} 2}\right)\left(\frac{\mathrm{V}_{\text {OUT1 }}}{V_{\text {IN } 1}}\right)\left(\frac{1}{\mathrm{n}}\right)
$$

where $3.7 \mu \mathrm{~A}$ is the quiescent current of channel 1 and common circuitries, the second term is the current in the feedback divider reflected to the input of channel 1 operating at its light load efficiency n . For a 3.3 V application with R1 = 1 M and $\mathrm{R} 2=316 \mathrm{k}$, the feedback divider draws $2.5 \mu \mathrm{~A}$. With $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ and $\mathrm{n}=80 \%$, this adds $0.9 \mu \mathrm{~A}$ to the $3.7 \mu \mathrm{~A}$ quiescent current resulting in $4.6 \mu \mathrm{~A}$ no-load current from the 12 V supply. Note that this equation implies that the no-load current is a function of $V_{\text {IN }}$; this is plotted in the Typical Performance Characteristics section.

A similar calculation can be done to determine the input current contribution from the channel 2 feedback resistors. For a 5 V application with $\mathrm{R} 3=1 \mathrm{M}, \mathrm{R} 4=191 \mathrm{k}, \mathrm{V}_{\mathrm{IN}}$ $=12 \mathrm{~V}$, and $\mathrm{h}=80 \%$, this adds $2.2 \mu \mathrm{~A}$ to the input current resulting in a total of $6.8 \mu \mathrm{~A}$ with both channels on.
For a typical FB resistor of 1M, a 4.7pF to 10pF phase-lead capacitor should be connected from $\mathrm{V}_{\text {OUT }}$ to FB .

## Setting the Switching Frequency

The LT8650S uses a constantfrequency PWM architecture that can be programmed to switch from 300 kHz to 3 MHz by using a resistor tied from the RT pin to ground. Table 1 shows the necessary $R_{\top}$ value for a desired switching frequency.

The $R_{T}$ resistor required for a desired switching frequency can be calculated using:

$$
\mathrm{R}_{\mathrm{T}}=\frac{41.7}{\mathrm{f}_{\mathrm{SW}}}-5.8
$$

where $R_{T}$ is in $k \Omega$ and $f_{S W}$ is the desired switching frequency in MHz .

The two channels of the LT8650S operate $180^{\circ}$ out of phase to avoid aligned switching edge noise and reduce input current ripple.

Table 1. SW Frequency vs $\mathbf{R}_{\boldsymbol{T}}$ Value

| $\mathrm{f}_{\mathrm{SW}}(\mathrm{MHz})$ | $\mathrm{R}_{\mathrm{T}}(\mathrm{k} \Omega)$ |
| :---: | :---: |
| 0.3 | 137 |
| 0.4 | 100 |
| 0.5 | 78.7 |
| 0.6 | 63.4 |
| 0.8 | 46.4 |
| 1.0 | 35.7 |
| 1.2 | 28.7 |
| 1.4 | 23.7 |
| 1.6 | 20 |
| 1.8 | 17.4 |
| 2.0 | 15 |
| 2.2 | 13 |
| 2.5 | 11 |
| 3.0 | 8.06 |

## Operating Frequency Selection and Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency and a smaller input voltage range.

The highest switching frequency ( $\mathrm{f}_{\text {SW(MAX) }}$ ) for a given application can be calculated as follows:

$$
\mathrm{f}_{\mathrm{SW}(\mathrm{MAX})}=\frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}}{\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{SW}(\mathrm{TOP})}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}\right)}
$$

where $\mathrm{V}_{\text {IN }}$ is the typical input voltage, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{S W(T O P)}$ and $\mathrm{V}_{S W(B O T)}$ are the internal switch drops ( $\sim 0.3 \mathrm{~V}, \sim 0.12 \mathrm{~V}$, respectively at maximum load) and $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum top switch on-time of 60 ns (see the Electrical Characteristics). This equation shows that a slower switching frequency is necessary to accommodate a high $\mathrm{V}_{\text {IN }} / V_{\text {OUT }}$ ratio. Choose the switching frequency based on which channel has the lower frequency constraint.

## APPLICATIONS INFORMATION

For transient operation, $\mathrm{V}_{\text {IN }}$ may go as high as the absolute maximum rating of 42 V regardless of the $\mathrm{R}_{\top}$ value, however the LT8650S will reduce switching frequency on each channel independently as necessary to maintain control of inductor current to assure safe operation.
In Burst Mode, the LT8650S is capable of a maximum duty cycle of greater than $99 \%$, and the $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ dropout is limited by the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the top switch. In this mode the channel that enters dropout skips switch cycles, resulting ina lower switching frequency. In forced continuous mode, the LT8650S will not skip cycles to achieve a higher duty cycle. The part will maintain the programmed switching frequency and the dropout voltage will be larger due to the smaller maximum duty cycle.
For applications that cannot allow deviation from the programmed switching frequency at low $\mathrm{V}_{\text {IN }} / V_{\text {OUT }}$ ratios use the following formula to set switching frequency:

$$
V_{\text {IN(MIN })}=\frac{V_{\text {OUT }}+V_{\text {SW(BOT) }}}{1-\mathrm{f}_{\text {SW }} \cdot \mathrm{t}_{\text {OFF(MIN })}}-\mathrm{V}_{\text {SW(BOT) }}+V_{\text {SW(TOP) }}
$$

where $\mathrm{V}_{\text {IN(MIN })}$ is the minimum input voltage without skipped cycles, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\text {SW(TOP) }}$ and $V_{S W(B O T)}$ are the internal switch drops $(\sim 0.3 \mathrm{~V}, \sim 0.12 \mathrm{~V}$, respectively at maximum load), $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency (set by $R_{T}$ ), and $t_{0 F F(M I N)}$ is the minimum switch off-time. Note that higher switching frequency will increase the minimum input voltage below which cycles will be dropped to achieve higher duty cycle.
Note there is no minimum $\mathrm{V}_{\text {IN2 }}$ voltage requirement as it does not supply the internal common bias circuits, making the channel 2 uniquely capable of operating from very low input voltages as long as $\mathrm{V}_{\text {IN } 1}$ has a supply of 3 V or greater.

## Inductor Selection and Maximum Output Current

The LT8650S is designed to minimize solution size by allowing the inductor to be chosen based on the output load requirements of the application. During overload or short-circuit conditions the LT8650S safely tolerates operation with a saturated inductor through the use of a high speed peak-current mode architecture.

A good first choice for the inductor value is:

$$
\mathrm{L} 1,2=\frac{\mathrm{V}_{\mathrm{OUT} 1,2}+\mathrm{V}_{\mathrm{SW}(\mathrm{BOT})}}{2 \mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency in $\mathrm{MHz}, \mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\mathrm{SW}}(\mathrm{BOT})$ is the bottom switch drop ( $\sim 0.12 \mathrm{~V}$ ) and L is the inductor value in $\mu \mathrm{H}$. To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. In addition, the saturation current (typically labeled $\mathrm{I}_{\mathrm{SAT}}$ ) rating of the inductor must be higher than the load current plus $1 / 2$ of in inductor ripple current:

$$
\mathrm{I}_{\mathrm{L}(\mathrm{PEAK})}=\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}+\frac{1}{2} \Delta \mathrm{I}_{\mathrm{L}}
$$

where $\Delta \mathrm{l}_{\mathrm{L}}$ is the inductor ripple current as calculated in Equation 1 and $I_{\text {LOAD(MAX) }}$ is the maximum output load for a given application.
As a quick example, an application requiring 1A output should use an inductor with an RMS rating of greater than 1 A and an $\mathrm{I}_{\mathrm{SAT}}$ of greater than 1.3A. During long duration overload or short-circuit conditions, the inductor RMS rating requirement must be greater to avoid overheating of the inductor. To keep the efficiency high, the series resistance (DCR) should be less than $0.04 \Omega$, and the core material should be intended for high frequency applications.
The LT8650S limits the peak switch current in order to protect the switches and the system from overload faults. The top switch current limit (lıIM) is at least 10A at low duty cycles and decreases linearly to 7 A at $D C=0.8$. The inductor value must then be sufficient to supply the desired maximum output current ( $I_{\text {OUT }}(\mathrm{MAX})$ ), which is a function of the switch current limit (lıIM) and the ripple current.

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LIM}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

The peak-to-peak ripple current in the inductor can be calculated as follows:

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\text {OUT }}}{L \bullet \mathrm{f}_{\mathrm{SW}}} \cdot\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN(MAX) }}}\right) \tag{1}
\end{equation*}
$$

## APPLICATIONS InFORMATION

where $\mathrm{f}_{\mathrm{S}}$ is the switching frequency of the LT8650S, and $L$ is the value of the inductor. Therefore, the maximum output current that the LT8650S will deliver depends on the switch current limit, the inductor value, and the input and output voltages.
Each channel has a secondary bottom switch current limit. After the top switch has turned off, the bottom switch carries the inductor current. If for any reason the inductor current is too high, the bottom switch will remain on, delaying the top switch turning on until the inductor current returns to a safe level. This level is specified as the Bottom NMOS Current Limit, and is independent of duty cycle. Maximum output current in the application circuit is limited to this valley current plus one half of the inductor ripple current.

In most cases current limit is enforced by the top switch. The bottom switch limit controls the inductor current when the minimum on-time condition is violated (high input voltage, high frequency or saturated inductor).
The bottom switch current limit is designed to be equal to the peak current limitto avoid any contribution to maximum rated current of the LT8650S.

For more information about maximum output current and discontinuous operation, see Analog Devices Application Note 44.

Finally, for duty cycles greater than $50 \%\left(V_{\text {OUT }} / V_{\text {IN }}>0.5\right)$, a minimum inductance is required to avoid sub-harmonic oscillation. See Application Note 19.
Table 2. Inductor Manufacturers

| VENDOR | URL |
| :--- | :--- |
| Coilcraft | www.coilcraft.com |
| Sumida | www.sumida.com |
| Würth Elektronik | www.we-online.com |
| Vishay | www.vishay.com |

## Input Capacitor

Bypass the input of the LT8650S circuit with a ceramic capacitor of X7R or X5R type placed as close as possible to the $\mathrm{V}_{\text {IN }}$ and GND pins. Y 5 V types have poor performance over temperature and applied voltage, and should not be used. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ceramic capacitor is adequate to bypass the LT8650S and will easily handle the ripple
current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.
Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT8650S and to force this very high frequency switching current into a tight local loop, minimizing EMI. Typically a $0.1 \mu \mathrm{~F}$ capacitor in a small 0402 case size is placed as close as possible to the LT8650S and a larger bulk ceramic is added for more capacitance (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT8650S. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8650S circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8650S's voltage rating. This situation is easily avoided (see Analog Devices Application Note 88).

## Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT8650S to produce the DC output. In this role it determines the output ripple, thus low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT8650S's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. For good starting values, see the Typical Applications section.

Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value output capacitor and the addition of a feed forward capacitor placed between $V_{\text {OUt }}$ and FB. Increasing the output capacitance will also decrease the output voltage ripple. A lower value of output capacitor can be used to save space and cost but transient

## APPLICATIONS INFORMATION

performance will suffer and may cause loop instability. See the Typical Applications in this data sheet for suggested capacitor values.

When choosing a capacitor, special attention should be given to the data sheet to calculate the effective capacitance under the relevant operating conditions of voltage bias and temperature. A physically larger capacitor or one with a higher voltage rating may be required.

## Ceramic Capacitors

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8650S due to their piezoelectric nature. When in Burst Mode operation, the LT8650S's switching frequency depends on the load current, and at very light loads the LT8650S can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8650S operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available.
Table 3. Ceramic Capacitor Manufacturers

| MANUFACTURER | WEB |
| :--- | :--- |
| Taiyo Yuden | www.t-yuden.com |
| AVX | www.avxcorp.com |
| Murata | www.murata.com |
| TDK | www.tdk.com |

## Enable Pin

The LT8650S is in shutdown when both EN/UV pins are low and active when either pin is high. The rising threshold of the EN/UV comparator is 0.74 V , with 30 mV of hysteresis. The EN/UV pins can be tied to $\mathrm{V}_{\text {IN }}$ if the shutdown feature is not used, or tied to a logic level if shutdown control is required.

Adding a resistor divider from $\mathrm{V}_{\text {IN }}$ to EN/UV programs the LT8650S to operate only when $\mathrm{V}_{\text {IN }}$ is above a desired voltage (see the Block Diagram). Typically, this threshold, $V_{\text {IN(EN) }}$, is used in situations where the input supply is current limited, or has a relatively high source resistance. A
switching regulator draws constant powerfrom the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The $\mathrm{V}_{\operatorname{IN}(E N)}$ threshold prevents the regulator from operating at source voltages where the problems might occur. This threshold can be adjusted by setting the values R5 and R6 (R7 and R8 for channel 2) such that they satisfy the following equation:

$$
V_{\operatorname{IN}(E N)}=\left(\frac{R 5}{R 6}+1\right) \cdot 0.74 V
$$

where the corresponding channel will remain off until $\mathrm{V}_{\text {IN }}$ is above $\mathrm{V}_{\operatorname{IN}(E N)}$. Due to the comparator's hysteresis, switching will not stop until the input falls slightly below $\mathrm{V}_{\operatorname{IN}(E N)}$.
When operating in Burst Mode operation for light load currents, the current through the $\mathrm{V}_{\text {IN(EN })}$ resistor network can easily be greater than the supply current consumed by the LT8650S. Therefore, the $\mathrm{V}_{\text {IN(EN) }}$ resistors should be large to minimize their effect on efficiency at low loads.

## $V_{\text {cc }}$ Regulator

An internal low dropout (LDO) regulator produces the 3.4 V supply from $\mathrm{V}_{\text {IN } 1}$ that powers the drivers and the internal bias circuitry. For this reason, $\mathrm{V}_{\mathrm{IN} 1}$ must be present and valid to use either channel. The $V_{\text {CC }}$ can supply enough current for the LT8650S's circuitry and must be bypassed to ground with a $1 \mu$ Fceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the power MOSFET gate drivers. To improve efficiency the internal LDO can also draw current from the BIAS pin when the BIAS pin is at 3.1 V or higher. Typically the BIAS pin can be tied to the lowest output or external supply above 3.1V. If BIAS is connected to a supply other than $V_{\text {OUT }}$, be sure to bypass with a local ceramic capacitor. If the BIAS pin is below 3 V , the internal LDO will consume current from $\mathrm{V}_{\text {IN } 1}$.

Applications with high input voltage and high switching frequency where the internal LDO pulls current from VIN1 will increase die temperature because of the higher power dissipation across the LDO. Do not connect an external load to the $\mathrm{V}_{\text {CC }}$ pin.

## APPLICATIONS INFORMATION

## Frequency Compensation

The LT8650S has VC pins which can be used to optimize the loop compensation of each channel. If the VC pins are shorted to $\mathrm{V}_{\mathrm{CC}}$, then internal compensation is used. This simplifies the circuit design and minimizes the quiescent current, but since the internal compensation has to be stable across the 300 kHz to 3 MHz range of switching frequencies, the internal compensation will not be optimal, especially at high switching frequencies. If the best transient response is desired, an external compensation network can be connected to the VC pin, which usually consists of a series resistor and capacitor (see $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ in the Block Diagram).

Designing the compensation network is a bit complicated and the best values depend on the application and in particular the type of output capacitor. A practical approach is to start with one of the circuits in the data sheet that is similar to your application and tune the compensation network to optimize the performance. LTspice ${ }^{\circledR}$ simulations can help in this process. Stability should then be checked across all operating conditions, including load current, input voltage, and temperature.
Figure 3 shows an equivalent circuit for the LT8650S control loop. The error amplifier is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switches, and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the VC pin.


Figure 3. Model for Loop Response

Note that the output capacitor integrates this current and that the capacitor on the VC pin $\left(\mathrm{C}_{\mathrm{C}}\right)$ integrates the error amplifier output current, resulting in two poles in the loop. A zero is required and comes from a resistor $\mathrm{R}_{\mathrm{C}}$ in series with $\mathrm{C}_{\mathrm{C}}$. This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor (CpL) across the feedback divider can be used to improve the transient response and is required to cancel the parasitic pole caused by the feedback node to ground capacitance.

Figure 4a shows the transient response for the front page application which uses internal compensation. Figure 4b shows the improved transient response of the same application when a $14 \mathrm{k} \Omega \mathrm{R}_{\mathrm{C}}$ and $220 \mathrm{pF} \mathrm{C}_{C}$ compensation network is used. Use of an external compensation network increases the quiescent current by about $50 \mu \mathrm{~A}$ per channel.


Figure 4. Transient Response

## APPLICATIONS INFORMATION

## Output Voltage Tracking and Soft-Start

The LT8650S allows the user to program its output voltage ramp rate with the SS pin. An internal $2 \mu \mathrm{~A}$ current pulls up the $S S$ pin to $V_{C c}$. Putting an external capacitor on SS enables soft starting the output to prevent current surge on the input supply. During the soft-start ramp the output voltage will proportionally track the SS pin voltage. For output tracking applications, SS can be externally driven by another voltage source. From 0 V to 0.04 V , the SS pin will stop the corresponding channel from switching, thus allowing the SS pin to be used as a shutdown pin. From 0.04 V to 0.8 V , the SS voltage will override the internal 0.8 V reference input to the error amplifier, thus regulating the FB pin voltage to that of SS pin (Figure 5). When SS is above 0.8 V , tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The SS pin may be left floating if the function is not needed. Note that in both Burst Mode and forced continuous mode (FCM) the LT8650S will not discharge the output to regulate to a lower SS voltage. This is achieved by disabling FCM when the SS voltage is below 2 V .
In Burst Mode operation (SYNC low), an active pull-down circuit is connected to the SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the corresponding EN/UV pin below $0.74 \mathrm{~V}, \mathrm{~V}_{\text {IN1 }}$ voltage falling too low, or thermal shutdown.


Figure 5. SS Pin Tracking

## Output Power Good

When the LT8650S's output voltage is within the $\pm 7.5 \%$ window of the regulation point, which is a FB voltage in the range of 0.74 V to 0.86 V (typical), the output voltage is considered good and the open-drain PG pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal pull-down device will pull the PG pin low. To prevent glitching both the upper and lower thresholds include 0.3\% of hysteresis.
The PG pin is also actively pulled low during several fault conditions: corresponding EN/UV pin below $0.74 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}$ voltage falling too low, $\mathrm{V}_{\text {IN1 }}$ under voltage, or thermal shutdown.

## Sequencing

Startup sequencing and tracking can be configured in several ways with the LT8650S. One channel can be required to be valid before enabling the other channel to sequence their startup order. This can be done by connecting the PG pin of the first channel to either the EN/UV pin or SS pin of the second channel. The SS pin of the first channel can also be connected to the EN/UV pin of the second channel (see Figure 6).
The channels can also be started at the same time where the output voltages can track in a ratiometric fashion (see Figure 6).

## Paralleling

To increase the possible output current the two channels can be connected in parallel to the same output. To do this the VC, SS, and FB pins of each channel are connected together, while each channel's SW node is connected to the common output through its own inductor. External compensation network must be used when paralleling outputs. Figure 7 shows an application where the two channels of one LT8650S regulator are combined to get one output capable of 8 A DC with 12A peak transients.

## LT8650S

## APPLICATIONS Information






Figure 6. Sequencing and Start-Up Configurations


Figure 7. Two-Phase Application

## APPLICATIONS INFORMATION

Synchronization

To select low ripple Burst Mode operation, tie the SYNC pin below 0.4 V (this can be ground or a logic low output). To select forced continuous mode (FCM), float the SYNC pin. To select FCM with spread spectrum modulation (SSM), tie the SYNC pin above 2.8V (SYNC can be tied to $V_{C C}$ ). To synchronize the LT8650S oscillator to an external frequency connect a square wave (with $20 \%$ to $80 \%$ duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4 V and peaks above 1.5 V (up to 6V). When synchronized to an external clock the LT8650S will use FCM.

Channel 1 will synchronize its positive switch edge transitions to the positive edge of the SYNC signal, and channel 2 will synchronize to the negative edge of the SYNC signal.
The LT8650S may be synchronized over a 300 kHz to 3 MHz range. The $\mathrm{R}_{\mathrm{T}}$ resistor should be chosen to set the LT8650S switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500 kHz and higher, the $\mathrm{R}_{\top}$ should be selected for nominal 500 kHz .

The slope compensation is set by the $R_{T}$ value, while the minimum slope compensation required to avoid subharmonic oscillations is established by the inductor size, input voltage, and output voltage. Since the synchronization frequency will not change the slopes of the inductor current waveform, if the inductor is large enough to avoid subharmonic oscillations at the frequency set by $R_{T}$, then the slope compensation will be sufficient for all synchronization frequencies.

A synchronizing signal that incorporates spread spectrum may reduce EMI. The duty cycle of the SYNC signal can be used to set the relative phasing of the two channels for minimizing input ripple.

## Forced Continuous Mode

Forced continuous mode (FCM) is activated by either floating the SYNC pin, tying the SYNC pin to $\mathrm{V}_{\mathrm{CC}}$, applying a DC voltage above 2.8 V to the SYNC pin, or applying an external clock to the SYNC pin.

While in FCM discontinuous mode operation is disabled and the inductor current is allowed to go negative so that the regulator can switch at the programmed frequency all the way down to zero output current. This has the advantage of maintaining the programmed switching frequency across the entire load range so that the switch harmonics and EMI are consistent and predictable. The disadvantage of FCM is that the light load efficiency will be low compared to Burst Mode operation.

At low input voltages when the part enters dropout, the programmed switching frequency will be maintained and off time skipping will not be allowed. This keeps the switching frequency controlled, but the dropout voltage will be higher than in burst mode, due to maximum duty cycle constraints.

The negative inductor current is limited to a maximum of about -2.5A, so the LT8650S can only sink a maximum of about-1.3A. This prevents boosting an excessive amount of current back from the output to the input. FCM is disabled if the input voltage is greater than 37 V to prevent overvoltaging the LT8650S if the input capacitor is charged when sinking current from the output. Additional safety features include disabling FCM when the SS pin voltage is below 1.8 V to prevent discharging the output when starting up into a pre-biased output, and a bottom FET current limit to prevent over charging the output if the minimum on time is violated.

## Spread Spectrum Modulation

Spread spectrum modulation (SSM) is activated by tying the SYNC pin to $V_{C C}$ or applying a DC voltage from 2.8 V to 4 V to the SYNC pin. SSM reduces the EMI emissions by modulating the switching frequency between the value programmed by RT to approximately $20 \%$ higher than that value. The switching frequency is modulated linearly up and then linearly down at a 5 kHz rate. This is an analog function, so each switching period will be different than the previous one. For example, when the LT8650S is programmed to 2 MHz and the SSM feature is enabled, the switching frequency will vary from 2 MHz to 2.4 MHz at a 5 kHz rate. When in SSM, the part will also operate in forced continuous mode.

## APPLICATIONS INFORMATION

## Clock Output

The CLKOUT pin outputs a clock which can be used to synchronous other regulators to the LT8650S. In Burst Mode (SYNC pin low), the CLKOUT pin is grounded. In forced continuous mode (SYNC pin float or DC high), the CLKOUT pin outputs a $50 \%$ duty cycle clock where the CLKOUT rising edge is approximately 90 degrees phase shifted relative to channel 1. If this CLKOUT waveform is applied to the SYNC pin of another LT8650S regulator, then four-phase operation can be achieved. If an external clock is applied to the SYNC pin of the LT8650S, then the CLKOUT pin will output a waveform with the same phasing and duty cycle as the SYNC pin clock. The low and high levels of the CLKOUT pin are ground and $V_{C C}$, respectively. The drive strength of the CLKOUT pin is several hundred ohms, so the CLKOUT waveform has rise and fall times of several tens of ns. The edge rates will be slower if the CLKOUT trace has extra capacitance.

## Temperature Monitor Function

The TEMP pin will output a voltage proportional to die temperature. The TEMP pin typically outputs 250 mV for $25^{\circ} \mathrm{C}$ and has a slope of $9.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. Without the aid of an external circuitry, the TEMP pin output is valid from $20^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}(200 \mathrm{mV}$ to 1.5 V$)$. Do not load the TEMP pin with more than $100 \mu \mathrm{~A}$. To extend the TEMP pin output below $20^{\circ} \mathrm{C}$, connect a resistor from the TEMP pin to a negative voltage.
As a safeguard, the LT8650S has an additional thermal shutdown set at a typical value of $165^{\circ} \mathrm{C}$. If the thermal shutdown is exceeded, both channels of the LT8650S will be shutdown until the thermal overload event expires.
It should be noted that the TEMP pin voltage represents the steady-state, average die temperature and should not be used to guarantee that maximum junction temperatures are not exceeded. Instantaneous power along with thermal gradients and time constants may cause portions of the die to exceed maximum ratings. Be sure to calculate die temperature rise for steady state (>1 Min) as well as impulse conditions.

## Shorted and Reversed Input Protection

The LT8650S will tolerate a shorted output. The bottom switch current is monitored such that if inductor current is beyond safe levels switching of the top switch will be delayed until such time as the inductor current falls to safe levels. Fault condition of one channel will not affect the operation of the other channel, unless the part goes into thermal shutdown.

There is another situation to consider in systems where the output will be held high when the input to the LT8650S is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is ORed with channel 1's output. If the $\mathrm{V}_{\text {IN1 }}$ pin is allowed to float and either EN/UV pin is held high (either by a logic signal or because it is tied to $\mathrm{V}_{\text {IN1 }}$ ), then the LT8650S's internal circuitry will pull its quiescent current through its SW1 pin. This is acceptable if the system can tolerate current draw in this state. If both EN/UV pins are grounded the SW1 pin current will drop to near $1.7 \mu \mathrm{~A}$. However, if the $\mathrm{V}_{\text {IN1 }}$ pin is grounded while channel 1 output is held high, regardless of EN/UV1, parasitic body diodes inside the LT8650S can pull current from the output through the SW1 pin and the $\mathrm{V}_{\text {IN } 1}$ pin, damaging the IC.
$\mathrm{V}_{\text {IN2 }}$ is not connected to the shared internal supply and will not draw any current if left floating. If both $\mathrm{V}_{\text {IN1 }}$ and $V_{\text {IN2 }}$ are floating, regardless of EN/UV pins states, no load will be present at the output of channel 2 . However, if the $V_{\text {IN2 }}$ pin is grounded while channel 2 output is held high, parasitic body diodes inside the LT8650S can pull current from the output through the SW2 pin and the $\mathrm{V}_{\mathrm{IN} 2}$ pin, damaging the IC.
Figure 8 shows a connection of the $\mathrm{V}_{\mathrm{IN}}$ and EN/UV pins that will allow the LT8650S to run only when the input voltage is present and that protects against a shorted or reversed input.


Figure 8. Reverse $\mathrm{V}_{\mathbf{I N}}$ Protection for Two Independent Input Voltages

## APPLICATIONS INFORMATION

## PCB Layout

Forproper operation and minimum EMI, care mustbe taken during printed circuit board layout. Figure 9 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT8650S's $V_{\text {IN }}$ pins, GND pins, and the input capacitors. The loop formed by the input capacitor should be as small as possible by placing the capacitor adjacent to the $\mathrm{V}_{\mathrm{IN}}$ and GND pins. When using a physically large input capacitor the resulting loop may become too large in which case using a small case/value capacitor placed close to the $\mathrm{V}_{\text {IN }}$ and GND pins plus a larger capacitor further away is preferred. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and RT nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad acts as a heat sink and is connected electrically to ground. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT8650S to additional ground planes within the circuit board and on the bottom side. See Figure 9 for example PCB layout.

## High Temperature Considerations

Care should be taken in the layout of the PCB to ensure good heat sinking of the LT8650S. The exposed pad on
the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8650S. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the LT8650S can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is calculated by multiplying the LT8650S power dissipation by the thermal resistance from junction to ambient.

The internal thermal shutdown protection of LT8650S will stop switching and indicate a fault condition if junction temperature exceeds $165^{\circ} \mathrm{C}$. The fault condition will clear and switching resume when the temperature drops back below $160^{\circ} \mathrm{C}$.

Temperature rise of the LT8650S is worst when operating at high load, high $\mathrm{V}_{\mathbb{N}}$, and high switching frequency. If the case temperature is too high for a given application, then either $\mathrm{V}_{\text {IN }}$, switching frequency, or load current can be decreased to reduce the temperature to an acceptable level. Figure 10 shows examples case temperature vs $\mathrm{V}_{\mathrm{IN}}$, switching frequency, and load.

The LT8650S's internal power switches are capable of safely delivering up to 6A of peak output current. However, due to thermal limits, the package can only handle 6A loads for short periods of time. Figure 11 shows an example of how case temperature rise changes with the duty cycle of a 1 kHz pulsed 6 A load.

## APPLICATIONS InFORMATION



Figure 9. Recommended Layout


Figure 10. Case Temperature Rise


Figure 11. Case Temperature Rise vs 6 A Pulsed Load

TYPICAL APPLICATIONS
5V, 3.3V, 2MHz Step-Down Converter with FCM and External Compensation


5V, 1.8V, 2MHz Step-Down Converter with Burst Mode and Internal Compensation


## TYPICAL APPLICATIONS

Two Phase, 3.3V, 8A, 2MHz Step-Down Converter


Two Phase, 6V, 8A,400kHz Step-Down Converter


TYPICAL APPLICATIONS
Two Phase, 3.3V, 8A, 400kHz Step-Down Converter


Four Phase, 5V, 16A, 2MHz Step-Down Converter


## LT8650S

PACKAGE DESCRIPTION


## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $5 / 18$ | Clarified Quiescent Current with External Compensation. | 2 |
|  |  | Clarified SS Pull Down Resistance. <br>  | Clarified Transient Response Graph Titles.  <br>   <br>  Renamed boost pins to BST1/BST2. <br>  Clarified 3rd Paragraph in Operations. <br>  Clarified Efficiency symbol. <br>  Clarified quiescent current to 40нA in 4th paragraph. <br>  Clarified Input and Output Capacitor values. <br>   <br>  Updated Package Drawing to Rev C. |
| B | $12 / 20$ | Added W automotive, H-Grade, and J-Grade versions. | 10,11 |
| C | $04 / 21$ | Added Tape and Reel part numbers | 13 |

## LT8650S

## TYPICAL APPLICATION

## 5V, 1.2V, 2MHz Two Stage Step-Down Converter with Output Sequencing



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT8640S | 42V, 5A, 95\% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & 4 \times 4 \text { QFN-24 Package } \end{aligned}$ |
| LT8609S | 42V, 2A, 95\% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{O}}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ $3 \times 3$ QFN-16 Package |
| LT8645S | 65V, 7A, 95\% Efficiency, 2.2MHz Synchronous Silent Switcher 2 Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { to } 65 \mathrm{~V}, \mathrm{~V}_{\text {OUT }(\mathrm{MIIN})}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ 4x6 QFN-32 Package |
| $\begin{aligned} & \text { LT8609/ } \\ & \text { LT8609A } \end{aligned}$ | 42V, 2A, 94\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down $D C / D C$ Converter with $I_{0}=2.5 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & \text { MSOP-10E Package } \end{aligned}$ |
| LT8616 | 42V, Dual 2.5A + 1.5A 95\% Efficiency, 3MHz Synchronous MicroPower Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=6.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ to $42 \mathrm{~V}, \mathrm{~V}_{\text {OUT (MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=6.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP-28E, 3×6 QFN-28 Packages |
| $\begin{aligned} & \text { LT8610A/ } \\ & \text { LT8610AB } \end{aligned}$ | 42V, 3.5A, 96\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ MSOP-16E Package |
| LT8610AC | 42V, 3.5A, 96\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & \text { MSOP-16E Package } \end{aligned}$ |
| LT8610 | 42V, 2.5A, $96 \%$ Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $I_{0}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ MSOP-16E Package |
| LT8612 | 42V, 6A, 96\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down $D C / D C$ Converter with $I_{Q}=2.5 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.0 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ $3 \times 6$ QFN-28 Package |
| LT8602 | 42V, Quad Output (2.5A $+1.5 \mathrm{~A}+1.5 \mathrm{~A}+1.5 \mathrm{~A}$ ) 95\% Efficiency, 2.2MHz Synchronous MicroPower Step-Down DC/DC Converter with $\mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \text { to } 42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ $6 \times 6$ QFN-40 Package |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ

