

DEMO MANUAL DC2459A

LTC1668 16-Bit, 50Msps DAC

DESCRIPTION

Demonstration circuit 2459A features the LTC®1668, 16-bit, 50Msps current output DAC in a 28-lead SSOP package. Pin-compatible 14-bit and 12-bit versions are available for lower resolution requirements, but all DC2459A assembly types are populated with the LTC1668.

DC2459A can be connected directly to a digital pattern generator or customer circuit. The DC2459A is also compatible with several popular low cost FPGA development boards for Altera and Xilinx devices. These include the Arrow SoCkit (Altera Cyclone 5 SoC), C5G (Altera Cyclone 5), DEO Nano (Altera Cyclone 4), Embedded Micro Mojo (Xilinx Spartan 6), and Numato Labs Mimas (Xilinx Spartan 6) boards¹.

Design files for this circuit board are available at http://www.linear.com/demo/DC2459A

∠ , LT, LTC, LTM, Linear Technology, Linduino and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

1. Refer to Design Files for Parts List/Bill of Materials.




Figure 1. Basic Connections



ASSEMBLY OPTIONS

Table 1.	Demonstration	Circuit	Outnut	Ontions
10010 1.	Demonstration	Unoun	Output	Options

ASSEMBLY TYPE	OP AMP	OUTPUT
DC2459A-A	LT1812	Single-Ended: ±1V (2V _{P-P})
DC2459A-B	LT6600	Differential: ±0.25V (1V _{P-P})
DC2459A-C	LT1468	Single-Ended: ±10V (20V _{P-P})

QUICK START PROCEDURE

The LTC1668 is a general purpose DAC with a wide range of applications. Depending on the end application, the best data source for evaluating the LTC1668 may be a digital pattern generator or the actual customer application circuit. However, a basic test of distortion and signal-tonoise ratio using a sinewave output can be a valuable first step in evaluating the performance of the LTC1668. As such, several example FPGA programs are provided that produce a sinewave output. 1. There are several options for providing digital data to the DC2459A, shown in Figures 2 to 6. Connect the DC2459A to a digital pattern generator (which can be the customer application circuit) or supported low cost FPGA board. Do not enable the data source until power is applied to the DC2459A.

When using the Mojo board, install a 0Ω resistor on R28, which is located on the bottom of the board. This routes the clock signal to the correct input for the Mojo board.




Figure 2. Basic Connection to Digital Pattern Generator



dc2459at

DEMO MANUAL DC2459A

QUICK START PROCEDURE V MRA (HB) -51 GNE 12V Power Supply)+5V 100000 EI4 0000 83 82 0 0 C1668 16-BIT, 50 MSPS DAC DEMO CIRCUIT 2459A OUT-NIMAS/NOJO Spartan 6 Ő E8 E12 E11 muuul 🖷 DC2459a F03 6

Figure 3. DC2459A Connected to the SoCkit




Figure 4. DC2459A Connected to the DEO Nano



dc2459af

QUICK START PROCEDURE

Table 2. Jumper Configurations

ASSEMBLY TYPE	JP1	JP2
DC2459A-A	5V	–5V
DC2459A-B	5V	–5V
DC2459A-C	V+	V-

- 2. Ensure JP1 and JP2 are set to the correct position as shown by Table 2.
- 3. Connect $\pm 12V$ to the V⁺ and V⁻ turret posts. Apply a 3.3V, 50MHz clock to J5.
- 4. Enable the digital data source. If an FPGA board is being used, apply power, and load the bitstream into the FPGA.

Bitstreams are included in the design files, available at http://www.linear.com/demo/2459. Refer to the FPGA user manual for uploading bitstream files.

5. The FPGA bitstreams default to a 10kHz sinusoidal output. Refer to Table 1 for demo board assembly output configuration and voltages.






Figure 5. DC2459A Connected to the Mimas Board




Figure 6. DC2459A Connected to the Mojo Board





QUICK START PROCEDURE

Analog Circuit Descriptions

Assembly type A implements a differential resistor loaded output to a differential to single-ended output shown in Figure 7. The circuit delivers good AC distortion performance at signal frequencies of a few MHz down to DC. The capacitor adds a single real pole of filtering and helps reduce distortion by limiting the high frequency signal amplitude at the op amp inputs. The circuit swings $\pm 1V$ around ground. This demo board option is the simplest configuration and allows the most flexibility for modifications.

Assembly version B implements a differential amplifier using the LT6600-2.5, a 4th order, 2.5MHz lowpass filter as shown in Figure 8. The outputs each swing $\pm 0.25V$ around ground for a total differential output of $1V_{P-P}$.

Assembly version C implements a dual op amp current to voltage converter shown in Figure 9. The circuit delivers good distortion and AC performance to a few kHz. The output swings ±10V around ground.




Figure 7. Differential to Single-Ended Op Amp I-V Converter




Figure 8. Differential Op Amp I-V Converter




Figure 9. Dual Op Amp Differential to Single-Ended Op Amp I-V Converter



GND: Four ground turrets are provided. These are connected directly to the ground plane and are the common connection for all supplies and signals.

V⁺ and V⁻: Power Supply Turrets. ±12V supply. The ±5V supplies for the LTC1668 and op amp circuits are derived from this supply.

3.3V: FPGA Power Rail. Do not connect this turret to a power supply, it is for monitoring the 3.3V supply on the connected FPGA board.

50M_CLK: Input Clock. Frequency range is DC to 50MHz. Logic level should be 3.3V when used with an FPGA board. The logic level can be up to 5V when used with a digital pattern generator.

OUT+: Voltage from the noninverting DAC output amplifiers. Assembly options A and C use this connector as the single-ended output. Assembly option B uses this connector for the noninverting differential output.

OUT⁻: Voltage from the inverting DAC output amplifier. Assembly option B uses this connector for the inverting differential output.

P1: This connector is used to connect to Altera's SoCkit board. The pins are 3.3V logic level.

J1: Linduino Connector. Provides a SPI interface to the FPGA board. The pins are 3.3V logic level.

J2: All pins are ground. These connections are intended for logic analyzer or digital pattern generator grounds.

J3: This connector is used to connect to the DEO Nano FPGA board. The pins are 3.3V to 5V (TTL compatible) logic level.


J4: This connector is used for the Mimas board and the Mojo FPGA board. Follow the footprint on the silkscreen to ensure proper placement. The pins are 3.3V to 5V (TTL compatible) logic level.

Setting the Frequency of the FPGA Digital Pattern Generator

The FPGA examples generate a digital sinusoidal output using either a numerically controlled oscillator (NCO, for Altera examples) or direct digital synthesizer (DDS, Xilinx examples). The input to these generators is a 32-bit word that sets the output frequency according to Equation 1. A simple SPI interface allows the 32-bit word to be set using a 4-wire interface from a SPI master such as a Linduino microcontroller. The MISO output returns the previous 32-bit configuration word, shown in Figure 10.

Equation 1:

CONFIGURE WORD =
$$\frac{\text{DESIRED FREQUENCY}}{\text{SYSTEM CLOCK FREQUENCY}} \bullet (2^{32} - 1)$$







Using the Linduino® as a USB to SPI Interface for LinearLabTools

The Linduino can be used to configure the FPGA via a SPI port with a Python program included in LinearLabTools.

Linduino Interface

- DC2459A example designs use the default Linduino firmware (DC590 emulator.) If the Linduino has been reprogrammed, follow the procedure in the Linduino (DC2026) demo manual to reprogram the DC590 emulator.
- 2. Set JP3 to EXT (This causes the Linduino to use the FPGA board's 3.3V supply to set the logic levels.)

Software Installation for LinearLabTools

- 1. Download and install LinearLabTools from: http://www.linear.com/solutions/linearlabtools
- 2. Follow the Quick Start procedure for installing LinearLabTools.
- 3. Examples for the DC2459 are written in Python; Anaconda distribution is used as an example below.

Running the LinearLabTools DC2459A Script

1. Open the Spyder IDE. In the File menu select Linear_ lab_tools folder \rightarrow python \rightarrow app_examples \rightarrow LTC1668 \rightarrow DC2459A.py

Spyder (Fython 2.7)		
File Edit Search Source Run Debug Consoles Tools View Help		
	C:{Users}Noe_q Documents/Python Scripts	- 🐌 🚸 🕈
Editor - C:\Users\Noe_q\Dacuments\Python Scripts\untitledD.py	B X Object Inspector	₫×
🔁 🔯 untitled0.py* 🔯	E Source Console V Object	• 🖻 📖
0 -*- coding: utp-8 -*- 2	Conside Verside explore Heb can also be shown automatically after writing a left parenthese must on aloghet. You can activate this behavior in Proference > Object Inspector. Python conside Optimizing and the sequence of the explore Python conside Optimizing and the sequence of the explore Python conside Optimizing and the sequence of the explore Python 2006 Python 2006 Python 2007 Python 2006 Python 2007 Python 2008 Python 2008 Python 2008 <td< td=""><td>∂ × [] ∧ tel)] ∧ ⊑</td></td<>	∂ × [] ∧ tel)] ∧ ⊑

Figure 11. Spyder IDE



A new tab will appear with the script.

Spyder (Python 2.7)	
File Edit Search Source Run Debug Consoles Tools View Help	
	C:\Users\Noe_q\Documents\Python Scripts
Editor - C:\Projects\linear_lab_tools\python\app_examples\LTC1668\DC2459A.py	🗗 🗙 Object inspector
🕞 🔀 DC2459А.ру 🗵	🚌 Source Console 💌 Ob;
1 # -*- coding: utf-8 -*-	
2 ***	
3 Created by: Noe Quintero	
4 E-mail: nquintero@linear.com	
5	
6 Copyright (c) 2015, Linear Technology Corp.(LTC)	
7 All rights reserved. 8	
9 Redistribution and use in source and binary forms, with or without	
10 modification, are permitted provided that the following conditions are met:	
11	
12 1. Redistributions of source code must retain the above copyright notice,	
13 this list of conditions and the following disclaimer.	
14 2. Redistributions in binary form must reproduce the above copyright	E
15 notice, this list of conditions and the following disclaimer in the 16 documentation and/or other materials provided with the distribution.	
17	
18 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"	
19 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE	
20 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE	
21 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE	
22 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 23 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF	
 23 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 24 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 	Object inspector Varia
25 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN	
26 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)	IPython console
27 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE	Console 48412/4
28 POSSIBILITY OF SUCH DAMAGE.	Python 2.7.7 Anacc
29	Type "copyright", '
30 The views and conclusions contained in the software and documentation are	IPython 2.1.0 Ar
31 those of the authors and should not be interpreted as representing official 32 policies, either expressed or implied, of Linear Technology Corp.	Anaconda is brought
33	Please check out: + ? -> Intro:
34 Description:	%quickref -> Quick
35 The purpose of this module is to use the DC2026C as a SPI interface to	help -> Pythor object? -> Detail
36 set the DC2459A frequency out.	%guiref -> A brie
37 """	
38 ////////////////////////////////////	In [1]:
39 # Libraries 40 ####################################	
41	
42 import sys	
43 sys.path.append('/.utils')	
44 import connect_to_linduino as duino	
45	
46 ####################################	
47 # Functions 48 ####################################	Console IPython cons
<u> </u>	

Figure 12. DC2459A Python Script



dc2459af

2. Run the script by clicking the run button:



The IPython console will show the simple program interface.




Figure 13. Simple Text Interface

3. To use the interface, enter the commands next to the "Enter a command:" text and hit enter.

Enter a command: 2 Enter desired frequency(Hz): 15000

Figure 14. Entered Data





DEMO MANUAL DC2459A

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.

LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. **Common sense is encouraged**.

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology 1630 McCarthy Blvd. Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Data Conversion IC Development Tools category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284-250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVAL-AD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375-EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD9649-20EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ