

20V, 500mA, Ultralow Noise, Ultrahigh PSRR Linear Regulator

FEATURES

- Ultralow RMS Noise: 0.8µV_{RMS} (10Hz to 100kHz)
- Ultralow Spot Noise: 2nV/√Hz at 10kHz
- Ultrahigh PSRR: 76dB at 1MHz
- Output Current: 500mA
- Wide Input Voltage Range: 1.8V to 20V
- Single Capacitor Improves Noise and PSRR
- 100µA SET Pin Current: ±1% Initial Accuracy
- Single Resistor Programs Output Voltage
- High Bandwidth: 1MHz
- Programmable Current Limit
- Low Dropout Voltage: 260mV
- Output Voltage Range: 0V to 15V
- Programmable Power Good
- Fast Start-Up Capability
- Precision Enable/UVLO
- Parallelable for Lower Noise and Higher Current
- Internal Current Limit with Foldback
- Minimum Output Capacitor: 10µF Ceramic
- Reverse-Battery and Reverse-Current Protection
- 12-Lead MSOP Package

ENHANCED PRODUCT FEATURES

- Supports Defense and Aerospace Applications (AQEC Standard)
- Military Temperature Range (–55°C to 150°C)
- Controlled Manufacturing Baseline
- One Assembly/Test Site
- One Fabrication Site
- Product Change Notification
- Qualification Data Available on Request

APPLICATIONS

- RF Power Supplies: PLLs, VCOs, Mixers, LNAs, PAs
- Very Low Noise Instrumentation
- High Speed/High Precision Data Converters
- Medical Applications: Imaging, Diagnostics
- Precision Power Supplies
- Post-Regulator for Switching Supplies

DESCRIPTION

The LT®3045-EP is a high performance low dropout linear regulator featuring LTC's ultralow noise and ultrahigh PSRR architecture for powering noise sensitive applications. Designed as a precision current reference followed by a high performance voltage buffer, the LT3045-EP can be easily paralleled to further reduce noise, increase output current and spread heat on the PCB.

The device supplies 500mA at a typical 260mV dropout voltage. Operating quiescent current is nominally 2.2mA and drops to $<<1\mu\text{A}$ in shutdown. The LT3045-EP's wide output voltage range (0V to 15V) while maintaining unitygain operation provides virtually constant output noise, PSRR, bandwidth and load regulation, independent of the programmed output voltage. Additionally, the regulator features programmable current limit, fast start-up capability and programmable power good to indicate output voltage regulation.


The LT3045-EP is stable with a minimum $10\mu F$ ceramic output capacitor. Built-in protection includes reverse-battery protection, reverse-current protection, internal current limit with foldback and thermal limit with hysteresis. The LT3045-EP is available in thermally enhanced 12-Lead MSOP package. Additional application and technical information can be found in LT3045 data sheet.

All registered trademarks and trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS

(Note 1) IN Pin Voltage±22V EN/UV Pin Voltage±22V IN-to-EN/UV Differential.....±22V PG Pin Voltage (Note 10)-0.3V, 22V ILIM Pin Voltage (Note 10)......–0.3V, 1V PGFB Pin Voltage (Note 10)-0.3V, 22V SET Pin Voltage (Note 10)......-0.3V, 16V SET Pin Current (Note 7) ±20mA OUTS Pin Voltage (Note 10)......-0.3V, 16V OUTS Pin Current (Note 7) ±20mA OUT Pin Voltage (Note 10)-0.3V, 16V OUT-to-OUTS Differential (Note 14) ±1.2V IN-to-OUT Differential±22V IN-to-OUTS Differential±22V Output Short-Circuit Duration...... Indefinite Operating Junction Temperature Range (Note 9) H-Grade. -55°C to 150°C Storage Temperature Range-65°C to 150°C Lead Temperature (Soldering, 10 Sec) MSE Package300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3045HMSE#Z-EP	3045EP	12-Lead Plastic MSOP	−55°C to 150°C

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range		•	2		20	V
Minimum IN Pin Voltage (Note 2)	I _{LOAD} = 500mA, V _{IN} UVLO Rising V _{IN} UVLO Hysteresis	•		1.78 75	2	V mV
Output Voltage Range	V _{IN} > V _{OUT}	•	0		15	V
SET Pin Current (I _{SET})	V_{IN} = 2V, I_{LOAD} = 1mA, V_{OUT} = 1.3V 2V < V_{IN} < 20V, 0V < V_{OUT} < 15V, 1mA < I_{LOAD} < 500mA (Note 3)	•	99 98	100 100	101 102	μA μA
Fast Start-Up Set Pin Current	$V_{PGFB} = 289 \text{mV}, V_{IN} = 2.8 \text{V}, V_{SET} = 1.3 \text{V}$			2		mA
Output Offset Voltage V _{OS} (V _{OUT} – V _{SET}) (Note 4)	V_{IN} = 2V, I_{LOAD} = 1mA, V_{OUT} = 1.3V 2V < V_{IN} < 20V, 0V < V_{OUT} < 15V, 1mA < I_{LOAD} < 500mA (Note 3)	•	-1 -2		1 2	mV mV
Line Regulation: ΔI_{SET} Line Regulation: ΔV_{OS}	V_{IN} = 2V to 20V, I_{LOAD} = 1mA, V_{OUT} = 1.3V V_{IN} = 2V to 20V, I_{LOAD} = 1mA, V_{OUT} = 1.3V (Note 4)	•		0.5 0.5	±2 ±3	nA/V μV/V

Rev. 0

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$.

	CONDITIONS	_	RAINI	TVD	MAV	LINITO
PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Load Regulation: ΔI_{SET} Load Regulation: ΔV_{OS}	I_{LOAD} = 1mA to 500mA, V_{IN} = 2V, V_{OUT} = 1.3V I_{LOAD} = 1mA to 500mA, V_{IN} = 2V, V_{OUT} = 1.3V (Note 4)	•		3 0.1	0.5	nA mV
Change in I _{SET} with V _{SET}	$V_{SET} = 1.3V \text{ to } 15V, V_{IN} = 20V, I_{LOAD} = 1\text{mA}$	•		30	400	nA
Change in V _{OS} with V _{SET} Change in I _{SET} with V _{SET}	$V_{SET} = 1.3V \text{ to } 15V, V_{IN} = 20V, I_{LOAD} = 1\text{mA} \text{ (Note 4)}$ $V_{SET} = 0V \text{ to } 1.3V, V_{IN} = 20V, I_{LOAD} = 1\text{mA}$			0.03 150	0.6 600	mV nA
Change in V _{OS} with V _{SET}	V _{SET} = 0V to 1.3V, V _{IN} = 20V, I _{LOAD} = 1mA (Note 4)	•		0.3	2	mV
Dropout Voltage	I _{LOAD} = 1mA, 50mA			220	275	mV
	LUND	•			330	mV
	I _{LOAD} = 300mA (Note 5)			220	280	mV
		•			350	mV
	I _{LOAD} = 500mA (Note 5)	•		260	350 450	mV mV
GND Pin Current	I _{LOAD} = 10μA			2.2	100	mA
$V_{IN} = V_{OUT(NOMINAL)}$	I _{LOAD} = 1961	•		2.4	4	mA
(Note 6)	$I_{IOAD} = 50 \text{mA}$	•		3.5	5.5	mA
	$I_{LOAD} = 100$ mA	•		4.3	7	mA
	$I_{LOAD} = 500 \text{mA}$	•		15	25	mA
Output Noise Spectral	$I_{LOAD} = 500$ mA, Frequency = 10Hz, $C_{OUT} = 10$ µF, $C_{SET} = 0.47$ µF, $V_{OUT} = 3.3$ V			500		nV/√Hz
Density (Notes 4, 8)	$ I_{LOAD} = 500$ mA, Frequency = 10Hz, $C_{OUT} = 10$ µF, $C_{SET} = 4.7$ µF, 1.3 V $\leq V_{OUT} \leq 15$ V $ I_{LOAD} = 500$ mA, Frequency = 10kHz, $C_{OUT} = 10$ µF, $C_{SET} = 0.47$ µF, 1.3 V $\leq V_{OUT} \leq 15$ V			70 2		nV/√Hz nV/√Hz
	$ I_{LOAD} = 500 \text{mA}$, Frequency = 10kHz , $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 0.47 \mu\text{F}$, $1.37 \le 700 \text{F} \le 1.37 \text{F}$			5		nV/√Hz
Output RMS Noise	$I_{LOAD} = 500$ mA, BW = 10Hz to 100kHz, $C_{OUT} = 10$ µF, $C_{SET} = 0.47$ µF, $V_{OUT} = 3.3$ V			2.5		μV _{RMS}
(Notes 4, 8)	$I_{LOAD} = 500$ mA, BW = 10Hz to 100kHz, $C_{OUT} = 10\mu$ F, $C_{SET} = 4.7\mu$ F, $1.3V \le V_{OUT} \le 15V$			0.8		μV _{RMS}
	$I_{LOAD} = 500$ mA, BW = 10Hz to 100kHz, $C_{OUT} = 10\mu$ F, $C_{SET} = 4.7\mu$ F, $0V \le V_{OUT} < 1.3V$			1.8		μV_{RMS}
Reference Current RMS Output Noise (Notes 4, 8)	BW = 10Hz to 100kHz			6		nA _{RMS}
Ripple Rejection	$V_{RIPPLE} = 500 \text{mV}_{P-P}$, $f_{RIPPLE} = 120 \text{Hz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 4.7 \mu\text{F}$			117		dB
$1.3V \le V_{OUT} \le 15V$	$V_{RIPPLE} = 150 \text{mV}_{P-P}, f_{RIPPLE} = 10 \text{kHz}, I_{LOAD} = 500 \text{mA}, C_{OUT} = 10 \mu\text{F}, C_{SET} = 0.47 \mu\text{F}$			90		dB
$V_{IN} - V_{OUT} = 2V \text{ (Avg)}$	$V_{RIPPLE} = 150 \text{mV}_{P-P}$, $f_{RIPPLE} = 100 \text{kHz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 0.47 \mu\text{F}$			77 76		dB
(Notes 4, 8)	$V_{RIPPLE} = 150 \text{mV}_{P-P}$, $f_{RIPPLE} = 1 \text{MHz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 0.47 \mu\text{F}$ $V_{RIPPLE} = 80 \text{mV}_{P-P}$, $f_{RIPPLE} = 10 \text{MHz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 0.47 \mu\text{F}$			76 53		dB dB
Ripple Rejection	V _{RIPPLE} = 500mV _{P-P} , f _{RIPPLE} = 120Hz, I _{LOAD} = 500mA, C _{OUT} = 10µF, C _{SET} = 0.47µF			104		dB
$0V \le V_{OLIT} < 1.3V$	$V_{RIPPLE} = 50mV_{P-P}$, $f_{RIPPLE} = 126Hz$, $f_{LOAD} = 500mA$, $G_{OUT} = 10\mu F$, $G_{SET} = 0.47\mu F$			85		dB
$V_{IN} - V_{OUT} = 2V \text{ (Avg)}$	$V_{RIPPLE} = 50 \text{mV}_{P-P}$, $f_{RIPPLE} = 100 \text{kHz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu \text{F}$, $C_{SET} = 0.47 \mu \text{F}$			72		dB
(Notes 4, 8)	$V_{RIPPLE} = 50 \text{mV}_{P-P}, f_{RIPPLE} = 1 \text{MHz}, I_{LOAD} = 500 \text{mA}, C_{OUT} = 10 \mu F, C_{SET} = 0.47 \mu F$			64		dB
	$V_{RIPPLE} = 50 \text{mV}_{P-P}$, $f_{RIPPLE} = 10 \text{MHz}$, $I_{LOAD} = 500 \text{mA}$, $C_{OUT} = 10 \mu\text{F}$, $C_{SET} = 0.47 \mu\text{F}$			54		dB
EN/UV Pin Threshold	EN/UV Trip Point Rising (Turn-On), V _{IN} = 2V	•	1.18	1.24	1.32	V
EN/UV Pin Hysteresis	EN/UV Trip Point Hysteresis, V _{IN} = 2V			130		mV
EN/UV Pin Current	$V_{EN/UV} = 0V$, $V_{IN} = 20V$ $V_{EN/UV} = 1.24V$, $V_{IN} = 20V$	•		0.03	±1	μA μA
	$V_{EN/UV} = 1.24V$, $V_{IN} = 20V$ $V_{EN/UV} = 20V$, $V_{IN} = 0V$	•		8	15	μA
Quiescent Current in	V _{IN} = 6V			0.3	1	μA
Shutdown ($V_{EN/UV} = 0V$)	T _J ≤ 150°C (H-Grade)	•			20	μA
Internal Current Limit	$V_{IN} = 2V$, $V_{OUT} = 0V$	•	570	710	850	mA
(Note 12)	$V_{IN} = 12V, V_{OUT} = 0V$ $V_{IN} = 20V, V_{OUT} = 0V$		230	700 330	430	mA mA
Drogrammahla		•	230		430	
Programmable Current Limit	Programming Scale Factor: $2V < V_{IN} < 20V$ (Note 11) $V_{IN} = 2V$, $V_{OUT} = 0V$, $R_{ILIM} = 300\Omega$		450	150 500	550	mA • kΩ mA
	$V_{IN} = 2V$, $V_{OUT} = 0V$, $R_{ILIM} = 1.5k\Omega$	•	90	100	110	mA
					-	

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}C$.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PGFB Trip Point	PGFB Trip Point Rising	•	291	300	309	mV
PGFB Hysteresis	PGFB Trip Point Hysteresis			7		mV
PGFB Pin Current	V _{IN} = 2V, V _{PGFB} = 300mV (Current Flows Out of Pin)			25		nA
PG Output Low Voltage	I _{PG} = 100μA	•		30	100	mV
PG Leakage Current	V _{PG} = 20V	•			1	μА
Reverse Input Current	$V_{IN} = -20V$, $V_{EN/UV} = 0V$, $V_{OUT} = 0V$, $V_{SET} = 0V$	•			100	μА
Reverse Output Current	$V_{IN} = 0$, $V_{OUT} = 5V$, SET = Open			14	25	μA
Minimum Load Required (Note 13)	V _{OUT} < 1V	•	10			μА
Thermal Shutdown	T _J Rising Hysteresis			165 8		°C 2°
Start-Up Time	$ \begin{array}{l} V_{OUT(NOM)} = 5V, \ I_{LOAD} = 500 mA, \ C_{SET} = 0.47 \mu F, \ V_{IN} = 6V, \ V_{PGFB} = 6V \\ V_{OUT(NOM)} = 5V, \ I_{LOAD} = 500 mA, \ C_{SET} = 4.7 \mu F, \ V_{IN} = 6V, \ V_{PGFB} = 6V \\ V_{OUT(NOM)} = 5V, \ I_{LOAD} = 500 mA, \ C_{SET} = 4.7 \mu F, \ V_{IN} = 6V, \ R_{PG1} = 50 k\Omega, \\ R_{PG2} = 700 k\Omega \ (\text{with Fast Start-Up to } 90\% \ \text{of } V_{OUT}) \end{array} $			55 550 10		ms ms ms
Thermal Regulation	10ms Pulse			-0.01		%/W

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The EN/UV pin threshold must be met to ensure device operation.

Note 3: Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current, especially due to the internal current limit foldback which starts to decrease current limit at $V_{IN} - V_{OUT} > 12V$. If operating at maximum output current, limit the input voltage range. If operating at the maximum input voltage, limit the output current range.

Note 4: OUTS ties directly to OUT.

Note 5: Dropout voltage is the minimum input-to-output differential voltage needed to maintain regulation at a specified output current. The dropout voltage is measured when output is 1% out of regulation. This definition results in a higher dropout voltage compared to hard dropout — which is measured when V_{IN} = V_{OUT(NOMINAL)}. For lower output voltages, below 1.5V, dropout voltage is limited by the minimum input voltage specification. Please consult the LT3045 Typical Performance Characteristics for curves of dropout voltage as a function of output load current and temperature measured in a typical application circuit.

Note 6: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)}$ and a current source load. Therefore, the device is tested while operating in dropout. This is the worst-case GND pin current. GND pin current decreases at higher input voltages. Note that GND pin current does not include SET pin or ILIM pin current but Quiescent current does include them.

Note 7: SET and OUTS pins are clamped using diodes and two 25Ω series resistors. For less than 5ms transients, this clamp circuitry can carry more

than the rated current. Refer to LT3045 Applications Information for more information.

Note 8: Adding a capacitor across the SET pin resistor decreases output voltage noise. Adding this capacitor bypasses the SET pin resistor's thermal noise as well as the reference current's noise. The output noise then equals the error amplifier noise. Use of a SET pin bypass capacitor also increases start-up time.

Note 9: The LT3045-EP is tested and specified under pulsed load conditions such that $T_J \approx T_A$. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 10: Parasitic diodes exist internally between the ILIM, PG, PGFB, SET, OUTS, and OUT pins and the GND pin. Do not drive these pins more than 0.3V below the GND pin during a fault condition. These pins must remain at a voltage more positive than GND during normal operation.

Note 11: The current limit programming scale factor is specified while the internal backup current limit is not active. Note that the internal current limit has foldback protection for $V_{\text{IN}} - V_{\text{OUT}}$ differentials greater than 12V.

Note 12: The internal back-up current limit circuitry incorporates foldback protection that decreases current limit for $V_{IN} - V_{OUT} > 12V$. Some level of output current is provided at all $V_{IN} - V_{OUT}$ differential voltages. Consult the LT3045 Typical Performance Characteristics graph for current limit vs $V_{IN} - V_{OUT}$.

Note 13: For output voltages less than 1V, the LT3045-EP requires a $10\mu A$ minimum load current for stability.

Note 14: Maximum OUT-to-OUTS differential is guaranteed by design.

PIN FUNCTIONS

IN (Pins 1, 2, 3): Input. These pins supply power to the regulator. The LT3045-EP requires a bypass capacitor at the IN pin. In general, a battery's output impedance rises with frequency, so include a bypass capacitor in batterypowered applications. While a 4.7µFinput bypass capacitor generally suffices, applications with large load transients may require higher input capacitance to prevent input supply droop. Consult the LT3045 Applications Information section on the proper use of an input capacitor and its effect on circuit performance, in particular PSRR. The LT3045-EP withstands reverse voltages on IN with respect to GND, OUTS and OUT. In the case of a reversed input, which occurs if a battery is plugged-in backwards, the LT3045-EP acts as if a diode is in series with its input. Hence, no reverse current flows into the LT3045-EP and no negative voltage appears at the load. The device protects itself and the load.

EN/UV (Pin 4): Enable/UVLO. Pulling the LT3045-EP's EN/UV pin low places the part in shutdown. Quiescent current in shutdown drops to less than 1μA and the output voltage turns off. Alternatively, the EN/UV pin can set an input supply undervoltage lockout (UVLO) threshold using a resistor divider between IN, EN/UV and GND. The LT3045-EP typically turns on when the EN/UV voltage exceeds 1.24V on its rising edge, with a 130mV hysteresis on its falling edge. The EN/UV pin can be driven above the input voltage and maintain proper functionality. If unused, tie EN/UV to IN. Do not float the EN/UV pin.

PG (**Pin 5**): Power Good. PG is an open-collector flag that indicates output voltage regulation. PG pulls low if PGFB is below 300mV. If the power good functionality is not needed, float the PG pin. A parasitic substrate diode exists between PG and GND pins of the LT3045-EP; do not drive PG more than 0.3V below GND during normal operation or during a fault condition.

ILIM (Pin 6): Current Limit Programming Pin. Connecting a resistor between ILIM and GND programs the current limit. For best accuracy, Kelvin connect this resistor directly to the LT3045-EP's GND pin. The programming scale factor is nominally 150mA•k Ω . The ILIM pin sources current proportional (1:500) to output current; therefore, it also serves as a current monitoring pin with a 0V to 300mV range. If the programmable current limit functionality is not needed, tie ILIM to GND. A parasitic substrate diode exists between ILIM and GND pins of the LT3045-EP; do not drive ILIM more than 0.3V below GND during normal operation or during a fault condition.

PGFB (Pin 7): Power Good Feedback. The PG pin pulls high if PGFB increases beyond 300mV on its rising edge, with 7mV hysteresis on its falling edge. Connecting an external resistor divider between OUT, PGFB and GND sets the programmable power good threshold with the following transfer function: 0.3V • (1 + R_{PG2}/R_{PG1}). As discussed in the LT3045 Applications Information section. PGFB also activates the fast start-up circuitry. Tie PGFB to IN if power good and fast start-up functionalities are not needed, and if reverse input protection is additionally required, tie the anode of a 1N4148 diode to IN and its cathode to PGFB. See the LT3045 Typical Applications section for details. A parasitic substrate diode exists between PGFB and GND pins of the LT3045-EP; do not drive PGFB more than 0.3V below GND during normal operation or during a fault condition.

SET (Pin 8): SET. This pin is the inverting input of the error amplifier and the regulation set-point for the LT3045-EP. SET sources a precision 100 μ A current that flows through an external resistor connected between SET and GND. The LT3045-EP's output voltage is determined by V_{SET} = I_{SET} • R_{SET}. Output voltage range is from zero to 15V. Adding a capacitor from SET to GND improves noise,

PIN FUNCTIONS

PSRR and transient response at the expense of increased start-up time. For optimum load regulation, Kelvin connect the ground side of the SET pin resistor directly to the load. A parasitic substrate diode exists between SET and GND pins of the LT3045-EP; do not drive SET more than 0.3V below GND during normal operation or during a fault condition.


GND (Pin 9, Exposed Pad Pin 13): Ground. The exposed backside is an electrical connection to GND. To ensure proper electrical and thermal performance, solder the exposed backside to the PCB ground and tie it directly to the GND pin.

OUTS (Pin 10): Output Sense. This pin is the noninverting input to the error amplifier. For optimal transient performance and load regulation, Kelvin connect OUTS

directly to the output capacitor and the load. Also, tie the GND connections of the output capacitor and the SET pin capacitor directly together. A parasitic substrate diode exists between OUTS and GND pins of the LT3045-EP; do not drive OUTS more than 0.3V below GND during normal operation or during a fault condition.

OUT (Pins 11, 12): Output. This pin supplies power to the load. For stability, use a minimum $10\mu F$ output capacitor with an ESR below $20m\Omega$ and an ESL below 2nH. Large load transients require larger output capacitance to limit peak voltage transients. Refer to the LT3045 Applications Information section for more information on output capacitance. A parasitic substrate diode exists between OUT and GND pins of the LT3045-EP; do not drive OUT more than 0.3V below GND during normal operation or during a fault condition.


BLOCK DIAGRAM



PACKAGE DESCRIPTION


MSE Package 12-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-7085 Rev Ø)



NOTE:

- 1. DIMENSIONS IN MILLIMETER/(INCH)
- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.



ANALOG DEVICES Rev. 0

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management IC Development Tools category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP1300.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM
BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM

NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL1.8EV/NOPB LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ