## Data Sheet

## FEATURES

```
AD5544: 16-bit resolution INL of \(\pm 1\) LSB (B Grade) AD5554: 14-bit resolution INL of \(\pm 0.5\) LSB (B Grade) 2 mA full-scale current \(\pm \mathbf{2 0 \%}\), with \(\mathrm{V}_{\text {REF }}= \pm 10 \mathrm{~V}\) \(0.9 \mu \mathrm{~s}\) settling time to \(\pm 0.1 \%\) 12 MHz multiplying bandwidth Midscale glitch of -1 nV-sec Midscale or zero-scale reset 4 separate, 4-quadrant multiplying reference inputs SPI-compatible, 3-wire interface Double-buffered registers enable Simultaneous multichannel change Internal power-on reset
Temperature range: \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Compact 28-lead SSOP and 32-lead LFCSP
```


## APPLICATIONS

Automatic test equipment Instrumentation
Digitally controlled calibration

## GENERAL DESCRIPTION

The AD5544/AD5554 quad, 16-/14-bit, current output, digital-to-analog converters (DACs) are designed to operate from a 2.7 V to 5.5 V supply range.

The applied external reference input voltage ( $\mathrm{V}_{\text {refx }}$ ) determines the full-scale output current. Integrated feedback resistors ( $\mathrm{R}_{\mathrm{FB}}$ ) provide temperature-tracking, full-scale voltage outputs when combined with an external I-to-V precision amplifier.
A double-buffered serial data interface offers high speed, 3-wire, SPI- and microcontroller-compatible inputs using serial data in (SDI), a chip select ( $\overline{\mathrm{CS}}$ ), and clock (CLK) signals. In addition, a serial data out pin (SDO) allows for daisy-chaining when multiple packages are used. A common, level-sensitive, load DAC strobe (LDAC) input allows the simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to 0 at system turn-on. The MSB pin allows system reset assertion ( $\overline{\mathrm{RS}})$ to force all registers to zero code when MSB $=0$ or to half-scale code when MSB $=1$.

## FUNCTIONAL BLOCK DIAGRAM


${ }^{1}$ AD5544 IS 16-BIT; AD5554 IS 14-BIT
Figure 1.

The AD5544 is packaged in the compact 28 -lead SSOP and 32-lead LFCSP. The AD5554 is packaged in the compact 28 -lead SSOP. The EV-AD5544/45SDZ is available for evaluating DAC performance. For more information, see the UG-285 evaluation board user guide.


Figure 2. AD5544 INL vs. Code Plot $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 4
AD5544 Electrical Characteristics .....  4
AD5554 Electrical Characteristics ..... 5
Timing Diagrams .....  7
Absolute Maximum Ratings ..... 8
ESD Caution ..... 8
Pin Configurations and Function Descriptions .....  9
Typical Performance Characteristics ..... 11
Theory of Operation ..... 14
REVISION HISTORY
9/15-Rev. G to Rev. H
Changed NC to DNC Throughout
Changes to Figure 1 ..... 1
Changes to Figure 6 and Table 4 ..... 9
5/13-Rev. F to Rev. G
Changes to General Description Section ..... 1
Deleted Evaluation Board for the AD5544 Section and
Figure 30 to Figure 35; Renumbered Sequentially. ..... 22
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 22
1/12—Rev. E to Rev. FChanges to Figure 1 1
Added Figure 18; Renumbered Sequentially ..... 11
Changes to Evaluation Board Schematics Section ..... 22
6/11-Rev. D to Rev. E
Added 32-Lead LFCSP ..... Throughout
Changes to Table 1, Supply Characteristics Parameters ..... 3
Changes to Table 2, Supply Characteristics Parameters ..... 5
Added Figure 6, Renumbered Subsequent Figures, Changes to Table 4 ..... 7
Changed Applications Section to Applications Information Section, Added Reference Selection and Amplifier Selection Sections ..... 19
Added Evaluation Board for the AD5544 Section ..... 21
Updated Outline Dimensions ..... 17
Changes to Ordering Guide ..... 18
Digital-to-Analog Converter (DAC) ..... 14
Serial Data Interface ..... 16
Truth Tables. ..... 17
Power-On Reset ..... 18
ESD Protection Circuits ..... 18
Power Supply Sequence ..... 18
Layout and Power Supply Bypassing ..... 19
Grounding ..... 19
Applications Information ..... 20
Reference Selection ..... 20
Amplifier Selection ..... 20
Outline Dimensions ..... 22
Ordering Guide ..... 23
9/09—Rev. C to Rev. D
Changes to Features Section .....  1
Changes to Table 1 .....  3
Changes to Table 2 .....  4
Changes to Figure 12 .....  .9
Changes to Figure 19 ..... 10
Changes to Table 8 and Table 9 ..... 13
Changes to Ordering Guide ..... 16
8/09—Rev. B to Rev. C
Change to Table 1 ..... 3
Change to Table 2 .....  4
8/09—Rev. A to Rev. B
Changes to Features Section ..... 1
Changes to Figure 2 .....  1
Changes to Table 1 .....  3
Changes to Table 2 .....  .4
Moved Timing Diagram .....  .5
Added Figure 4; Renumbered Sequentially ..... 5
Change to Table 3 ..... 6
Changes to Table 4 .....  .7
Changes to Typical Performance Characteristics Section ..... 8
Changes to Figure 19 ..... 10
Moved Table 5, Table 6, and Table 7 ..... 12
Moved Truth Tables Section ..... 13
Deleted Figure 27; Renumbered Sequentially ..... 14
Updated Outline Dimensions ..... 16
Changes to Ordering Guide ..... 16
Data Sheet AD5544/AD5554
12/04-Rev. 0 to Rev. A
Updated Format ..... Universal
Change to Electrical Characteristics Tables .....  4
Change to Pin Description Table ..... 10
Addition of Power Supply Sequence Section ..... 19
Addition of Layout and Power Supply Bypassing Section. ..... 19
Addition of Grounding Section ..... 19
Addition of Figure 32 ..... 19

## SPECIFICATIONS

## AD5544 ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}} \mathrm{X}=$ virtual $\mathrm{GND}, \mathrm{A}_{\mathrm{GND}} \mathrm{X}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{A}=\mathrm{V}_{\text {REF }} \mathrm{B}=\mathrm{V}_{\text {REF }} \mathrm{C}=\mathrm{V}_{\text {REF }} \mathrm{D}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ full operating temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Test Condition/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE ${ }^{1}$ |  |  |  |  |  |  |
| Resolution | N | $1 \mathrm{LSB}=\mathrm{V}_{\text {REF }} \mathrm{x} / 2^{16}=153 \mu \mathrm{~V}$ when $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$ |  |  | 16 | Bits |
| Relative Accuracy | INL | AD5544BRSZ |  |  | $\pm 1$ | LSB |
|  |  | AD5544ARSZ |  |  | $\pm 2$ | LSB |
|  |  | AD5544BCPZ |  |  | $\pm 1$ | LSB |
|  |  | AD5544ACPZ-1 |  |  | $\pm 4$ | LSB |
| Differential Nonlinearity | DNL | AD5544BRSZ |  |  | $\pm 1$ | LSB |
|  |  | AD5544ARSZ |  |  | $\pm 1.5$ | LSB |
|  |  | AD5544BCPZ |  |  | $\pm 1$ | LSB |
|  |  | AD5544ACPZ-1 |  |  | $\pm 1$ | LSB |
| Output Leakage Current | $\mathrm{I}_{\text {OUT }} \mathrm{X}$ | Data $=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | nA |
|  |  | Data $=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | 20 | nA |
| Full-Scale Gain Error | $\mathrm{G}_{\text {FSE }}$ | Data $=0 \times F F F F$ |  | $\pm 0.75$ | $\pm 3$ | mV |
| Full-Scale Tempco ${ }^{2}$ | $\mathrm{TCV}_{\text {FS }}$ |  |  | 1 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Feedback Resistor | $\mathrm{R}_{\text {FB }} \mathrm{X}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4 | 6 | 8 | $\mathrm{k} \Omega$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }} \mathrm{x}$ Range | $V_{\text {REF }} \mathrm{X}$ |  | -15 |  | +15 | V |
| Input Resistance | $\mathrm{R}_{\text {REF }} \mathrm{X}$ |  | 4 | 6 | 8 | k $\Omega$ |
| Input Resistance Match | $\mathrm{R}_{\text {REF }} \mathrm{X}$ | Channel-to-channel |  | 0.35 |  | \% |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{\text {REF }} \mathrm{X}$ |  |  | 5 |  | pF |
| ANALOG OUTPUT |  |  |  |  |  |  |
| Output Current | $\mathrm{I}_{\text {OUT }} \mathrm{X}$ | Data $=0 \times$ FFFF | 1.25 |  | 2.5 | mA |
| Output Capacitance ${ }^{2}$ | $\mathrm{C}_{\text {Out }} \mathrm{X}$ | Code dependent |  | 35 |  | pF |
| LOGIC INPUT AND OUTPUT |  |  |  |  |  |  |
| Logic Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| Logic Input High Voltage | $\mathrm{V}_{\text {IH }}$ |  | 2.4 |  |  | V |
| Input Leakage Current | $\mathrm{I}_{\text {L }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1 \mathrm{~L}}$ |  |  |  | 10 | pF |
| Logic Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Logic Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}$ | 4 |  |  | V |
| INTERFACE TIMING ${ }^{2,3}$ |  |  |  |  |  |  |
| Clock Width High | $\mathrm{t}_{\mathrm{CH}}$ |  | 25 |  |  | ns |
| Clock Width Low | $\mathrm{t}_{\mathrm{CL}}$ |  | 25 |  |  | ns |
| $\overline{\mathrm{CS}}$ to Clock Setup | $\mathrm{t}_{\text {css }}$ |  | 0 |  |  | ns |
| Clock to $\overline{\mathrm{CS}}$ Hold | $\mathrm{t}_{\text {CSH }}$ |  | 25 |  |  | ns |
| Clock to SDO Propagation Delay | $\mathrm{t}_{\text {PD }}$ |  | 2 |  | 20 | ns |
| Load DAC Pulse Width | $\mathrm{t}_{\text {LDAC }}$ |  | 25 |  |  | ns |
| Data Setup | $\mathrm{t}_{\mathrm{DS}}$ |  | 20 |  |  | ns |
| Data Hold | $\mathrm{t}_{\mathrm{DH}}$ |  | 20 |  |  | ns |
| Load Setup | $\mathrm{t}_{\text {LDS }}$ |  | 5 |  |  | ns |
| Load Hold | $\mathrm{t}_{\text {LDH }}$ |  | 25 |  |  | ns |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range | $\mathrm{V}_{\text {DD Range }}$ |  | 2.7 |  | 5.5 | V |
| Positive Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | Logic inputs $=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Negative Supply Current | $\mathrm{I}_{5 S}$ | Logic inputs $=0 \mathrm{~V}, \mathrm{~V}_{5 S}=-5 \mathrm{~V}$ |  | 0.001 | 9 | $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Condition/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ | Logic inputs $=0 \mathrm{~V}$ |  |  | 1.25 | mW |
| Power Supply Sensitivity | PSS | $\Delta V_{D D}= \pm 5 \%$ |  |  | 0.006 | \%/\% |
| AC CHARACTERISTICS ${ }^{4}$ |  |  |  |  |  |  |
| Output Voltage Settling Time | $\mathrm{t}_{\text {s }}$ | To $\pm 0.1 \%$ of full scale, data $=0 \times 0000$ to 0xFFFF to $0 \times 0000$ |  | 0.9 |  | $\mu \mathrm{S}$ |
| Reference Multiplying Bandwidth (BW) | BW - 3 dB | $\mathrm{V}_{\text {REF }} \mathrm{X}=5 \mathrm{~V}$ p-p, data $=0 \times \mathrm{FFFF}, \mathrm{C}_{\text {FB }}=2.0 \mathrm{pF}$, |  | 12 |  | MHz |
| DAC Glitch Impulse | Q | $\mathrm{V}_{\text {REF }} \mathrm{X}=8 \mathrm{~V}$, data $=0 \times 0000$ to $0 \times 8000$ to $0 \times 0000$ |  | -1 |  | nV -sec |
| Feedthrough Error | $\mathrm{V}_{\text {OUT }} \mathrm{X} / \mathrm{V}_{\text {REF }} \mathrm{X}$ | Data $=0 \times 0000, \mathrm{~V}_{\text {REF }} \mathrm{X}=100 \mathrm{mV} \mathrm{rms}, \mathrm{f}=100 \mathrm{kHz}$ |  | -65 |  | dB |
| Crosstalk Error | $\mathrm{V}_{\text {OUT }} \mathrm{A} / N_{\text {REF }} \mathrm{B}$ | Data $=0 \times 0000, V_{\text {REF }} B=100 \mathrm{mV}$ rms, adjacent channel, $\mathrm{f}=100 \mathrm{kHz}$ |  | -90 |  | dB |
| Digital Feedthrough | Q | $\overline{C S}=1, f_{\text {CLK }}=1 \mathrm{MHz}$ |  | 0.6 |  | nV -sec |
| Total Harmonic Distortion | THD | $\mathrm{V}_{\text {REF }} \mathrm{X}=5 \mathrm{~V}$ p-p, data $=0 \times F F F F, \mathrm{f}=1 \mathrm{kHz}$ |  | -98 |  | dB |
| Output Spot Noise Voltage | $\mathrm{e}_{\mathrm{N}}$ | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{BW}=1 \mathrm{~Hz}$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

${ }^{1}$ All static performance tests (except $\mathrm{I}_{\text {out }} \mathrm{x}$ ) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5544 $\mathrm{R}_{\mathrm{FB}}$ terminal is tied to the amplifier output. Typical values represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{2}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{3}$ All input control signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V .
${ }^{4}$ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier.

## AD5554 ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}} \mathrm{X}=$ virtual $\mathrm{GND}, \mathrm{A}_{\mathrm{GND}} \mathrm{X}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \mathrm{A}=\mathrm{V}_{\mathrm{REF}} \mathrm{B}=\mathrm{V}_{\mathrm{REF}} \mathrm{C}=\mathrm{V}_{\mathrm{REF}} \mathrm{D}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ full operating temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Test Condition/Comments \& Min \& Typ \& Max \& Unit \\
\hline \begin{tabular}{l}
STATIC PERFORMANCE \({ }^{1}\) \\
Resolution \\
Relative Accuracy Differential Nonlinearity Output Leakage Current \\
Full-Scale Gain Error Full-Scale Tempco² Feedback Resistor
\end{tabular} \& \begin{tabular}{l}
N \\
INL \\
DNL \\
\(\mathrm{I}_{\text {OUT }} \mathrm{x}\) \\
\(\mathrm{G}_{\text {FSE }}\) \\
\(\mathrm{TCV}_{\text {FS }}\) \\
\(\mathrm{R}_{\mathrm{FB}} \mathrm{X}\)
\end{tabular} \& \[
\begin{aligned}
\& 1 \mathrm{LSB}=\mathrm{V}_{\text {REF }} \mathrm{X} / 2^{14}=610 \mu \mathrm{~V} \text { when } \mathrm{V}_{\text {REF }} \mathrm{X}=10 \mathrm{~V} \\
\& \text { Data }=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\& \text { Data }=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \\
\& \text { Data }=0 \times 3 \mathrm{FFF} \\
\& \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}
\end{aligned}
\] \& \& \[
\begin{aligned}
\& \pm 2 \\
\& 1 \\
\& 6
\end{aligned}
\] \& \[
\begin{aligned}
\& 14 \\
\& \pm 0.5 \\
\& \pm 1 \\
\& 10 \\
\& 20 \\
\& \pm 10 \\
\& 8
\end{aligned}
\] \& \begin{tabular}{l}
Bits \\
LSB \\
LSB \\
nA \\
nA \\
mV \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{k} \Omega\)
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE INPUT \\
\(V_{\text {REF }} \mathrm{x}\) Range \\
Input Resistance \\
Input Resistance Match Input Capacitance \({ }^{2}\)
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{V}_{\text {REF }} \mathrm{X} \\
\& \mathrm{R}_{\text {REE }} \mathrm{X} \\
\& \mathrm{R}_{\text {REF }} \mathrm{X} \\
\& \mathrm{C}_{\text {REF }}
\end{aligned}
\] \& Channel-to-channel \& \& \[
\begin{aligned}
\& 6 \\
\& 1 \\
\& 5
\end{aligned}
\] \& \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{k} \Omega \\
\& \% \\
\& \mathrm{pF} \\
\& \hline
\end{aligned}
\] \\
\hline ANALOG OUTPUT Output Current Output Capacitance \({ }^{2}\) \& \[
\begin{aligned}
\& \mathrm{I}_{\text {out }} \mathrm{X} \\
\& \mathrm{C}_{\text {OUT }} \mathrm{x}
\end{aligned}
\] \& \begin{tabular}{l}
Data \(=0 \times 3\) FFF \\
Code dependent
\end{tabular} \& 1.25 \& \& 2.5 \& \[
\begin{aligned}
\& \mathrm{mA} \\
\& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
LOGIC INPUT AND OUTPUT \\
Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance \({ }^{2}\) Logic Output Low Voltage Logic Output High Voltage
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{V}_{\mathrm{IL}} \\
\& \mathrm{~V}_{\mathrm{IH}} \\
\& \mathrm{I}_{\mathrm{IL}} \\
\& \mathrm{C}_{\mathrm{IL}} \\
\& \mathrm{~V}_{\mathrm{OL}} \\
\& \mathrm{~V}_{\mathrm{OH}}
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\
\& \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A}
\end{aligned}
\] \& 2.4

4 \& \& $$
\begin{aligned}
& 0.8 \\
& 1 \\
& 10 \\
& 0.4
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mu \mathrm{~A} \\
& \mathrm{pF} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \hline
\end{aligned}
$$
\] <br>

\hline | INTERFACE TIMING ${ }^{2,3}$ |
| :--- |
| Clock Width High Clock Width Low $\overline{\mathrm{CS}}$ to Clock Setup | \& \[

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{CH}} \\
& \mathrm{t}_{\mathrm{CL}} \\
& \mathrm{t}_{\mathrm{CSS}}
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 25 \\
& 25 \\
& 0
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \mathrm{~ns}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

| Parameter | Symbol | Test Condition/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock to $\overline{\mathrm{CS}}$ Hold | $\mathrm{t}_{\text {CSH }}$ |  | 25 |  |  | ns |
| Clock to SDO Propagation Delay | $\mathrm{t}_{\text {PD }}$ |  | 2 |  | 20 | ns |
| Load DAC Pulse Width | $\mathrm{t}_{\text {LDAC }}$ |  | 25 |  |  | ns |
| Data Setup | $\mathrm{t}_{\mathrm{DS}}$ |  | 20 |  |  | ns |
| Data Hold | $\mathrm{t}_{\mathrm{DH}}$ |  | 20 |  |  | ns |
| Load Setup | $\mathrm{t}_{\text {LDS }}$ |  | 5 |  |  | ns |
| Load Hold | $\mathrm{t}_{\mathrm{LDH}}$ |  | 25 |  |  | ns |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range | $V_{\text {DD Range }}$ |  | 2.7 |  | 5.5 | V |
| Positive Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | Logic inputs $=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Negative Supply Current | $\mathrm{I}_{\text {ss }}$ | Logic inputs $=0 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-5 \mathrm{~V}$ |  | 0.001 | 9 | $\mu \mathrm{A}$ |
| Power Dissipation | $\mathrm{P}_{\text {DISS }}$ | Logic inputs $=0 \mathrm{~V}$ |  |  | 1.25 | mW |
| Power Supply Sensitivity | PSS | $\Delta V_{D D}= \pm 5 \%$ |  |  | 0.006 | \%/\% |
| AC CHARACTERISTICS ${ }^{4}$ |  |  |  |  |  |  |
| Output Voltage Settling Time | $\mathrm{t}_{5}$ | To $\pm 0.1 \%$ of full scale, data $=0 \times 0000$ to $0 \times 3$ FFF to $0 \times 0000$ |  | 0.9 |  | $\mu \mathrm{s}$ |
| Reference Multiplying Bandwidth (BW) | BW - 3 dB | $\mathrm{V}_{\text {REF }} \mathrm{X}=5 \mathrm{~V} \mathrm{p}-\mathrm{p}$, data $=0 \times F F F F, \mathrm{C}_{\text {FB }}=2.0 \mathrm{pF}$ |  | 12 |  | MHz |
| DAC Glitch Impulse |  | $\mathrm{V}_{\text {REF }} \mathrm{x}=8 \mathrm{~V}$, data $=0 \times 0000$ to $0 \times 2000$ to $0 \times 0000$ |  | -1 |  | nV-sec |
| Feedthrough Error | $V_{\text {OUT }} \mathrm{x} / \mathrm{V}_{\text {REF }} \mathrm{x}$ | Data $=0 \times 0000, V_{\text {REF }} \mathrm{x}=100 \mathrm{mV} \mathrm{rms}, \mathrm{f}=100 \mathrm{kHz}$ |  | -65 |  | dB |
| Crosstalk Error | $V_{\text {OUT }} A / V_{\text {REF }} B$ | Data $=0 \times 0000, V_{\text {REF }} B=100 \mathrm{mV}$ rms, adjacent channel, $\mathrm{f}=100 \mathrm{kHz}$ |  | -90 |  | dB |
| Digital Feedthrough | Q | $\overline{C S}=1, \mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ |  | 0.6 |  | nV -sec |
| Total Harmonic Distortion | THD | $\mathrm{V}_{\text {REF }} \mathrm{X}=5 \mathrm{~V}$ p-p, data $=0 \times 3 \mathrm{FFF}, \mathrm{f}=1 \mathrm{kHz}$ |  | -98 |  | dB |
| Output Spot Noise Voltage | $\mathrm{e}_{\mathrm{N}}$ | $\mathrm{f}=1 \mathrm{kHz}$, $\mathrm{BW}=1 \mathrm{~Hz}$ |  |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

[^1]TIMING DIAGRAMS


Figure 3. AD5544 Timing Diagram


Figure 4. AD5554 Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | $-0.3 \mathrm{~V},+8 \mathrm{~V}$ |
| $V_{\text {ss }}$ to GND | +0.3 V, -7 V |
| $V_{\text {REF }} \mathrm{x}$ to GND | -18V, +18V |
| Logic Input and Output to GND | $-0.3 \mathrm{~V},+8 \mathrm{~V}$ |
| $V\left(l_{\text {Out }} \mathrm{X}\right)$ to GND | $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{A}_{\text {GND }} \mathrm{x}$ to DGND | $-0.3 \mathrm{~V},+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except Supplies | $\pm 50 \mathrm{~mA}$ |
| Package Power Dissipation | $\left(T_{1} \max -\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| Thermal Resistance | $\theta_{\text {JA }}$ |
| 28-Lead SSOP | $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| 32-Lead LFCSP | $32.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature ( T , Max) | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| Vapor Phase, 60 Sec | $215^{\circ} \mathrm{C}$ |
| Infrared, 15 Sec | $220^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. TSSOP Pin Configuration
Figure 6. LFCSP Pin Configuration

Table 4. Pin Function Descriptions

| TSSOP Pin No. | LFCSP <br> Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 1 | 29 | $\mathrm{A}_{\text {GND }} \mathrm{A}$ | DAC A Analog Ground. |
| 2 | 30 | $\mathrm{I}_{\text {OUT }} \mathrm{A}$ | DAC A Current Output. |
| 3 | 32 | $\mathrm{V}_{\text {REF }} \mathrm{A}$ | DAC A Reference Voltage Input Terminal. Establishes DAC A full-scale output voltage. This pin can be tied to the $V_{D D}$ pin. |
| 4 | 1 | $\mathrm{R}_{\text {FB }} \mathrm{A}$ | DAC A Feedback Resistor Connection. Establish the voltage output for DAC A by connecting this pin to an external amplifier output. |
| 5 | 2 | MSB | MSB Bit. Set this pin during a reset pulse ( $\overline{\mathrm{RS}})$ or at system power-on if tied to ground or $\mathrm{V}_{\mathrm{DD}}$. |
| 6 | 3 | $\overline{\mathrm{RS}}$ | Reset Pin, Active Low Input. Input registers and DAC registers are set to all Os or half-scale code ( $0 \times 8000$ for the AD5544 and 0x2000 for the AD5554), determined by the voltage on the MSB pin. Register data $=0 \times 0000$ when MSB $=0$. |
| 7 | 4 | $\mathrm{V}_{\text {DD }}$ | Positive Power Supply Input. Specified range of operation: $5 \mathrm{~V} \pm 10 \%$. |
| 8 | 5 | $\overline{C S}$ | Chip Select, Active Low Input. Disables shift register loading when high. Transfers serial register data to the input register when $\overline{\mathrm{CS}} / \overline{\mathrm{LDAC}}$ returns high. Does not affect $\overline{\mathrm{LDAC}}$ operation. |
| 9 | 6 | CLK | Clock Input. Positive edge clocks data into the shift register. |
| 10 | 7 | SDI | Serial Data Input. Input data loads directly into the shift register. |
| 11 | 8 | $\mathrm{R}_{\mathrm{FB}} \mathrm{B}$ | DAC B Feedback Resistor Connection. Establish the voltage output for DAC B by connecting this pin to an external amplifier output. |
| 12 | 10 | $V_{\text {REF }} B$ | DAC B Reference Voltage Input Terminal. Establishes DAC B full-scale output voltage. This pin can be tied to the $V_{D D}$ pin. |
| 13 | 11 | $\mathrm{I}_{\text {OUT }} \mathrm{B}$ | DAC B Current Output. |
| 14 | 12 | $\mathrm{A}_{\text {GND }} \mathrm{B}$ | DAC B Analog Ground. |
| 15 | 13 | $\mathrm{A}_{\text {GND }} \mathrm{C}$ | DAC C Analog Ground. |
| 16 | 14 | $\mathrm{I}_{\text {out }} \mathrm{C}$ | DAC C Current Output. |
| 17 | 15 | $\mathrm{V}_{\text {REF }} \mathrm{C}$ | DAC C Reference Voltage Input Terminal. Establishes DAC C full-scale output voltage. This pin can be tied to the $V_{D D}$ pin. |
| 18 | 17 | $\mathrm{R}_{\mathrm{FB}} \mathrm{C}$ | DAC C Feedback Resistor Connection. Establish the voltage output for DAC C by connecting this pin to an external amplifier output. |
| 19 | $\begin{aligned} & 9,16,25, \\ & 26,31 \end{aligned}$ | DNC | Do Not Connect. Leave these pins unconnected. |
| 20 | 18 | SDO | Serial Data Output. Input data loads directly into the shift register. Data appears at SDO at 19 clock pulses for the AD5544 and 17 clock pulses for the AD5554 after input at the SDI pin. |
| 21 | 19 | $\overline{\text { LDAC }}$ | Load DAC Register Strobe, Level Sensitive Active Low. Transfers all input register data to DAC registers. Asynchronous active low input. See Table 8 and Table 9 for operation. |


| TSSOP Pin No. | LFCSP Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 22 | 20 | $\mathrm{A}_{\text {GND }} \mathrm{F}$ | High Current Analog Force Ground. |
| 23 | 21 | $\mathrm{V}_{\text {s }}$ | Negative Bias Power Supply Input. Specified range of operation: -5.5 V to +0.3 V . |
| 24 | 22 | DGND | Digital Ground Pin. |
| 25 | 23 | $\mathrm{R}_{\text {FB }} \mathrm{D}$ | DAC D Feedback Resistor Connection. Establish the voltage output for DAC D by connecting this pin to an external amplifier output. |
| 26 | 24 | $V_{\text {REF }} \mathrm{D}$ | DAC D Reference Voltage Input Terminal. Establishes DAC D full-scale output voltage. This pin can be tied to the $V_{D D}$ pin. |
| 27 | 27 | $\mathrm{I}_{\text {OUT }} \mathrm{D}$ | DAC D Current Output. |
| 28 | 28 | $\mathrm{A}_{\text {GND }} \mathrm{D}$ | DAC D Analog Ground. |
| N/A ${ }^{1}$ |  | EPAD | Connect the exposed pad to AGNDx. |

[^2]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. AD5544 DNL vs. Code, $T_{A}=25^{\circ} \mathrm{C}$


Figure 8. AD5554 INL vs. Code, $T_{A}=25^{\circ} \mathrm{C}$


Figure 9. AD5554 DNL vs. Code, $T_{A}=25^{\circ} \mathrm{C}$


Figure 10. AD5544 Integral Nonlinearity Error vs. Op Amp Offset


Figure 11. AD5544 Differential Nonlinearity Error vs. Op Amp Offset


Figure 12. AD5544 Gain Error vs. Op Amp Offset


Figure 13. AD5544 Midscale Transition


Figure 14. AD5544 Large Signal Settling Time


Figure 15. AD5544 Small Signal Settling Time


Figure 16. AD5544 Power Supply Current vs. Clock Frequency


Figure 17. AD5544/AD5554 Power Supply Rejection vs. Frequency


Figure 18. AD5544/AD5554 Analog THD


Figure 19. AD5544/AD5554 Power Supply Current vs. Logic Input Voltage

## THEORY OF OPERATION

The AD5544 and the AD5554 contain four 16-bit and 14-bit, current output DACs, respectively. Each DAC has its own independent multiplying reference input. Both the AD5544 and the AD5554 use a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous $\overline{\mathrm{RS}}$ pin for half-scale $(\mathrm{MSB}=1)$ or zero-scale $(\mathrm{MSB}=0)$ preset. In addition, an $\overline{\mathrm{LDAC}}$ strobe enables 4-channel, simultaneous updates for hardware synchronized output voltage changes.

## DIGITAL-TO-ANALOG CONVERTER (DAC)

Each part contains four current-steering R-R ladder DACs. Figure 20 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The $\mathrm{R}_{\mathrm{FB}} \mathrm{X}$ pin connects to the output of the external amplifier. The $\mathrm{I}_{\text {out }} \mathrm{x}$ terminal connects to the inverting input of the external amplifier. The $\mathrm{A}_{\mathrm{GND}} \mathrm{x}$ pin should be Kelvinconnected to the load point, requiring full 16-bit accuracy. These DACs are designed to operate with both negative and positive reference voltage.
The $V_{D D}$ power pin is used only by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal $5 \mathrm{k} \Omega$ feedback resistor. If users attempt to measure the value of $R_{F B}$, power must be applied to $V_{D D}$ to achieve continuity. An additional $\mathrm{V}_{\mathrm{SS}}$ bias pin is used to guard the substrate during high temperature applications, minimizing zeroscale leakage currents that double every $10^{\circ} \mathrm{C}$. The DAC output voltage is determined by $\mathrm{V}_{\text {REF }}$ and the digital data ( D ) in the following equations:

$$
\begin{align*}
& V_{\text {OUT }}=-V_{\text {REF }} \times \frac{D}{65,536}(\text { for the AD5544 })  \tag{1}\\
& V_{\text {OUT }}=-V_{\text {REF }} \times \frac{D}{16,384}(\text { for the AD5554 }) \tag{2}
\end{align*}
$$

Note that the output polarity is opposite the $\mathrm{V}_{\text {REF }}$ polarity for dc reference voltages.


DIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY. SWITCHES S1 AND S2 ARE CLOSED, AND $V_{D D}$ MUST BE POWERED.

Figure 20. Typical Equivalent DAC Channel

These DACs are also designed to accommodate ac reference input signals. Both the AD5544 and the AD5554 accommodate input reference voltages in the range of -15 V to +15 V . The reference voltage inputs exhibit a constant nominal input resistance of $5 \mathrm{k} \Omega \pm$ $30 \%$. On the other hand, the $\mathrm{I}_{\text {OUT }} \mathrm{A}, \mathrm{I}_{\text {out }} \mathrm{B}, \mathrm{I}_{\text {OUT }} \mathrm{C}$, and $\mathrm{I}_{\text {OUT }} \mathrm{D}$ DAC outputs are code dependent and produce various output resistances and capacitances. The choice of external amplifier should take into account the variation in impedance generated by the AD5544/AD5554 on the inverting input node of the amplifier. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor, $\mathrm{C}_{\mathrm{FB}}$, may be needed to provide a critically damped output response for step changes in reference input voltages. Figure 21 shows the gain vs. frequency performance at various attenuation settings using a 23 pF external feedback capacitor connected across the $\mathrm{I}_{\mathrm{OUT}} \mathrm{X}$ and $\mathrm{R}_{\mathrm{FB}} \mathrm{X}$ terminals for the AD5544 and the AD5554, respectively. To maintain good analog performance, power supply bypassing of $0.01 \mu \mathrm{~F}$, in parallel with $1 \mu \mathrm{~F}$, is recommended. Under these conditions, a clean power supply with low ripple voltage capability should be used. Switching power supplies is usually not suitable for this application due to the higher ripple voltage and PSS frequency-dependent characteristics. It is best to derive the supply of the AD5544/AD5554 from system analog supply voltages. Do not use the digital supply (see Figure 22).


Figure 21. AD5554 Reference Multiplying Bandwidth vs. Code


Figure 22. Recommended Kelvin-Sensed Hookup

## SERIAL DATA INTERFACE

The AD5544/AD5554 use a 3-wire ( $\overline{C S}$, SDI, CLK), SPI-compatible serial data interface. Serial data of the AD5544/AD5554 is clocked into the serial input register in an 18-bit and 16-bit data-word format, respectively. The MSB bits are loaded first. Table 5 defines the 18 data-word bits for the AD5544, and Table 6 defines the 16 data-word bits for the AD5554. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup and data hold time requirements specified in the interface timing specifications (see Table 1 and Table 2). Data can be clocked in only while the $\overline{\mathrm{CS}}$ chip select pin is active low. For the AD5544, only the last 18 bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin returns to the logic high state; extra data bits are ignored. For the AD5554, only the last 16 bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin returns to the logic high state. Because most microcontrollers output serial data in 8-bit bytes, three right justified data bytes can be written to the AD5544. Keeping the $\overline{\mathrm{CS}}$ line low between the first, second, and third byte transfers results in a successful serial register update.

Similarly, two right justified data bytes can be written to the AD5554. Keeping the $\overline{\mathrm{CS}}$ line low between the first and second byte transfer results in a successful serial register update.

When the data is properly aligned in the shift register, the positive edge of the $\overline{\mathrm{CS}}$ initiates the transfer of new data to the target DAC register, determined by the decoding of Address Bit A1 and Address Bit A0. For the AD5544, Table 5, Table 7, Table 8, and Figure 3 define the characteristics of the software serial interface.

For the AD5554, Table 6, Table 7, Table 9, and Figure 4 define the characteristics of the software serial interface. Figure 23 and Figure 24 show the equivalent logic interface for the key digital control pins for the AD5544. The AD5554 has a similar configuration, except that it has 14 data bits. Two additional pins, $\overline{\mathrm{RS}}$ and MSB, provide hardware control over the preset function and DAC register loading. If these functions are not needed, the $\overline{\mathrm{RS}}$ pin can be tied to logic high. The asynchronous input $\overline{\mathrm{RS}}$ pin forces all input and the DAC registers to either the zero-code state $(\mathrm{MSB}=0)$ or the half-scale state $(\mathrm{MSB}=1)$.

Table 5. AD5544 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format) ${ }^{1}$
MSB

| B17 | B16 | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

[^3]Table 6. AD5554 Serial Input Register Data Format (Data Is Loaded in the MSB-First Format) ${ }^{1}$

## MSB

| B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A1 | A0 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

${ }^{1}$ Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the $\overline{\mathrm{CS}}$ line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D13 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5554 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the $\overline{\text { LDAC }}$ pin can be tied logic low to disable the DAC registers.

Table 7. Address Decode

| A1 | A0 | DAC Decoded |
| :--- | :--- | :--- |
| 0 | 0 | DAC A |
| 0 | 1 | DAC B |
| 1 | 0 | DAC C |
| 1 | 1 | DAC D |

## TRUTH TABLES

Table 8. AD5544 ${ }^{1}$ Control Logic Truth Table

| $\overline{\mathbf{C S}}$ | CLK | $\overline{\text { LDAC }}$ | $\overline{\mathbf{R S}}$ | MSB ${ }^{2}$ | Serial Shift Register Function ${ }^{3}$ | Input Register Function | DAC Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High | X | High | High | X | No effect | Latched | Latched |
| Low | Low | High | High | X | No effect | Latched | Latched |
| Low | $\uparrow+^{3}$ | High | High | X | Shift register data advanced one bit | Latched | Latched |
| Low | High | High | High | X | No effect | Latched | Latched |
| $\uparrow+^{3}$ | Low | High | High | x | No effect | Selected DAC updated with current shift register contents ${ }^{4}$ | Latched |
| High | X | Low | High | X | No effect | Latched | Transparent |
| High | X | High | High | X | No effect | Latched | Latched |
| High | X | $\uparrow+^{3}$ | High | X | No effect | Latched | Latched |
| High | X | High | Low | 0 | No effect | Latched data $=0 \times 0000$ | Latched data $=0 \times 0000$ |
| High | X | High | Low | High | No effect | Latched data $=0 \times 8000$ | Latched data $=0 \times 8000$ |

${ }^{1}$ For the AD5544, data appears at the SDO pin 19 clock pulses after input at the SDI pin.
${ }^{2} \mathrm{X}$ means don't care.
${ }^{3}++$ is a positive logic transition.
${ }^{4}$ At power-on, both the input register and the DAC register are loaded with all os.
Table 9. AD5554 ${ }^{1}$ Control Logic Truth Table

| $\overline{\mathbf{C S}}$ | CLK | $\overline{\text { LDAC }}$ | $\overline{\mathbf{R S}}$ | MSB ${ }^{2}$ | Serial Shift Register Function ${ }^{3}$ | Input Register Function ${ }^{3}$ | DAC Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High | X | High | High | X | No effect | Latched | Latched |
| Low | L | High | High | X | No effect | Latched | Latched |
| Low | $\uparrow+^{3}$ | High | High | X | Shift register data advanced one bit | Latched | Latched |
| Low | High | High | High | $x$ | No effect | Latched | Latched |
| $\uparrow+^{3}$ | Low | High | High | X | No effect | Selected DAC updated with current shift register contents ${ }^{4}$ | Latched |
| High | X | Low | High | X | No effect | Latched | Transparent |
| High | X | High | High | X | No effect | Latched | Latched |
| High | $x$ | $\uparrow+^{3}$ | High | X | No effect | Latched | Latched |
| High | $x$ | High | Low | 0 | No effect | Latched data $=0 \times 0000$ | Latched data $=0 \times 0000$ |
| High | X | High | Low | High | No effect | Latched data $=0 \times 2000$ | Latched data $=0 \times 2000$ |

[^4]

Figure 23. System Level Digital Interfacing


Figure 24. AD5544/AD5554 Equivalent Logic Interface

## POWER-ON RESET

When the $V_{D D}$ power supply is turned on, an internal reset strobe forces all the input and DAC registers to the zero-code state or half-scale state, depending on the MSB pin voltage. The $V_{D D}$ power supply should have a smooth positive ramp without drooping to have consistent results, especially in the region of $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to 2.3 V. The $\mathrm{V}_{\mathrm{SS}}$ supply has no effect on the power-on reset performance. The DAC register data stays at a zero-scale or half-scale setting until a valid serial register data load takes place.

## ESD PROTECTION CIRCUITS

All logic input pins contain back-biased ESD protection Zener diodes that are connected to ground (DGND) and $V_{D D}$, as shown in Figure 25.


Figure 25. Equivalent ESD Production Circuits

## POWER SUPPLY SEQUENCE

As standard practice, it is recommended that $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, and ground be powered up prior to any reference. The ideal power-up sequence is as follows: $\mathrm{A}_{\mathrm{GND}} \mathrm{x}, \mathrm{DGND}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\text {REF }} \mathrm{X}$, and the digital inputs. A noncompliance power-up sequence may elevate the reference current, but the devices resume normal operation once $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$ are powered up.

## LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ a compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ disc or chip ceramic capacitors. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at $V_{D D}$ to minimize any transient disturbance and filter any low frequency ripple (see Figure 26). Users should not apply switching regulators for $V_{D D}$ due to the power supply rejection ratio (PSRR) degradation over frequency.


Figure 26. Power Supply Bypassing and Grounding Connection

## GROUNDING

The DGND and $A_{G N D X}$ pins of the AD5544/AD5554 serve as digital and analog ground references. To minimize the digital ground bounce, the DGND terminal should be joined remotely at a single point to the analog ground plane (see Figure 26).

## APPLICATIONS INFORMATION

The AD5544/AD5554 are, inherently, two-quadrant multiplying DACs. That is, they can be easily set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage.
In some applications, it may be necessary to generate the full four-quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an additional external amplifier (A2) configured as a summing amplifier (see Figure 27).


DIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY.

Figure 27. Four-Quadrant Multiplying Application Circuit
In this circuit, the first and second amplifiers (A1 and A2) provide a total gain of 2, which increases the output voltage span to 20 V . Biasing the external amplifier with a 10 V offset from the reference voltage results in a full four-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data ( D ) is incremented from code zero $\left(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\right)$ to midscale $\left(\mathrm{V}_{\text {out }}=0 \mathrm{~V}\right)$ to full scale $\left(\mathrm{V}_{\text {out }}=10 \mathrm{~V}\right)$.

$$
\begin{align*}
& V_{\text {OUT }}\left(\frac{D}{32,768}-1\right) \times-V_{\text {REF }}(\text { for the AD5544) }  \tag{3}\\
& V_{\text {OUT }}\left(\frac{D}{8192}-1\right) \times-V_{\text {REF }}(\text { for the AD5554) } \tag{4}
\end{align*}
$$

## REFERENCE SELECTION

When selecting a reference for use with the AD55xx series of current output DACs, pay attention to the output voltage, temperature coefficient specification of the reference. Choosing a precision reference with a low output temperature coefficient minimizes error sources. Table 10 lists some of the references available from Analog Devices, Inc., that are suitable for use with this range of current output DACs.

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. Because of the code-dependent output resistance of the DAC, the input offset voltage of an op amp is multiplied by the variable gain of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, can cause the DAC to be nonmonotonic.
The input bias current of an op amp also generates an offset at the voltage output because of the bias current flowing in the feedback resistor, $\mathrm{R}_{\mathrm{FB}}$.

Common-mode rejection of the op amp is important in voltageswitching circuits because it produces a code-dependent error at the voltage output of the circuit.
Provided that the DAC switches are driven from true wideband, low impedance sources ( $\mathrm{V}_{\mathrm{IN}}$ and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage-switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, minimize capacitance at the $V_{\text {ReF }}$ node (the voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Analog Devices offers a wide range of amplifiers for both precision dc and ac applications, as listed in Table 11 and Table 12.

Table 10. Suitable Analog Devices Precision References

| Part No. | Output Voltage (V) | Initial Tolerance (\%) | Maximum Temperature Drift (ppm/ ${ }^{\circ} \mathrm{C}$ ) | $\mathrm{I}_{5 \mathrm{~s}}(\mathrm{~mA})$ | Output Noise ( $\mu \mathrm{V}$ p-p) | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADR01 | 10 | 0.05 | 3 | 1 | 20 | 8-lead SOIC |
| ADR01 | 10 | 0.05 | 9 | 1 | 20 | 5-lead TSOT, 5-lead SC70 |
| ADR02 | 5.0 | 0.06 | 3 | 1 | 10 | 8-lead SOIC |
| ADR02 | 5.0 | 0.06 | 9 | 1 | 10 | 5-lead TSOT, 5-lead SC70 |
| ADR03 | 2.5 | 0.1 | 3 | 1 | 6 | 8-lead SOIC |
| ADR03 | 2.5 | 0.1 | 9 | 1 | 6 | 5-lead TSOT, 5-lead SC70 |
| ADR06 | 3.0 | 0.1 | 3 | 1 | 10 | 8-lead SOIC |
| ADR06 | 3.0 | 0.1 | 9 | 1 | 10 | 5-lead TSOT, 5-lead SC70 |
| ADR420 | 2.048 | 0.05 | 3 | 0.5 | 1.75 | 8-lead SOIC, 8-lead MSOP |
| ADR421 | 2.50 | 0.04 | 3 | 0.5 | 1.75 | 8-lead SOIC, 8-lead MSOP |
| ADR423 | 3.00 | 0.04 | 3 | 0.5 | 2 | 8-lead SOIC, 8-lead MSOP |
| ADR425 | 5.00 | 0.04 | 3 | 0.5 | 3.4 | 8-lead SOIC, 8-lead MSOP |
| ADR431 | 2.500 | 0.04 | 3 | 0.8 | 3.5 | 8-lead SOIC, 8-lead MSOP |
| ADR435 | 5.000 | 0.04 | 3 | 0.8 | 8 | 8-lead SOIC, 8-lead MSOP |
| ADR391 | 2.5 | 0.16 | 9 | 0.12 | 5 | 5 -lead TSOT |
| ADR395 | 5.0 | 0.10 | 9 | 0.12 | 8 | 5-lead TSOT |

Table 11. Suitable Analog Devices Precision Op Amps

| Part No. | Supply Voltage (V) | $\begin{aligned} & V_{\text {os }} \\ & \text { Maximum } \\ & (\mu \mathrm{V}) \end{aligned}$ | $I_{B}$ <br> Maximum <br> ( nA ) | 0.1 Hz to 10 Hz <br> Noise ( $\mu \mathrm{V}$ p-p) | Supply Current ( $\mu \mathrm{A}$ ) | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP97 | $\pm 2$ to $\pm 20$ | 25 | 0.1 | 0.5 | 600 | 8-lead SOIC, 8-lead PDIP |
| OP1177 | $\pm 2.5$ to $\pm 15$ | 60 | 2 | 0.4 | 500 | 8-lead MSOP, 8-lead SOIC |
| AD8675 | $\pm 5$ to $\pm 18$ | 75 | 2 | 0.1 | 2300 | 8-lead MSOP, 8-lead SOIC |
| AD8671 | $\pm 5$ to $\pm 15$ | 75 | 12 | 0.077 | 3000 | 8-lead MSOP, 8-lead SOIC |
| ADA4004-1 | $\pm 5$ to $\pm 15$ | 125 | 90 | 0.1 | 2000 | 8-lead SOIC, 5-lead SOT-23 |
| AD8603 | 1.8 to 5 | 50 | 0.001 | 2.3 | 40 | 5-lead TSOT |
| AD8607 | 1.8 to 5 | 50 | 0.001 | 2.3 | 40 | 8-lead MSOP, 8-lead SOIC |
| AD8605 | 2.7 to 5 | 65 | 0.001 | 2.3 | 1000 | 5-lead WLCSP, 5-lead SOT-23 |
| AD8615 | 2.7 to 5 | 65 | 0.001 | 2.4 | 2000 | 5-lead TSOT |
| AD8616 | 2.7 to 5 | 65 | 0.001 | 2.4 | 2000 | 8-lead MSOP, 8-lead SOIC |

Table 12. Suitable Analog Devices High Speed Op Amps

| Part No. | Supply Voltage (V) | BW at ACL (MHz) | Slew Rate (V/ $/ \mathrm{s}$ ) | $\mathrm{V}_{\text {os }}(\mathrm{Max})(\boldsymbol{\mu V})$ | $\mathrm{I}_{\mathrm{B}}$ (Max) (nA) | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD8065 | 5 to 24 | 145 | 180 | 1500 | 0.006 | 8-lead SOIC, 5-lead SOT-23 |
| AD8066 | 5 to 24 | 145 | 180 | 1500 | 0.006 | 8-lead SOIC, 8-lead MSOP |
| AD8021 | 5 to 24 | 490 | 120 | 1000 | 10,500 | 8-lead SOIC, 8-lead MSOP |
| AD8038 | 3 to 12 | 350 | 425 | 3000 | 750 | 8-lead SOIC, 5-lead SC70 |
| ADA4899-1 | 5 to 12 | 600 | 310 | 35 | 100 | 8-lead LFCSP, 8-lead SOIC |
| AD8057 | 3 to 12 | 325 | 1000 | 5000 | 500 | 5-lead SOT-23, 8-lead SOIC |
| AD8058 | 3 to 12 | 325 | 850 | 5000 | 500 | 8-lead SOIC, 8-lead MSOP |
| AD8061 | 2.7 to 8 | 320 | 650 | 6000 | 350 | 5-lead SOT-23, 8-lead SOIC |
| AD8062 | 2.7 to 8 | 320 | 650 | 6000 | 350 | 8-lead SOIC, 8-lead MSOP |
| AD9631 | $\pm 3$ to $\pm 6$ | 320 | 1300 | 10,000 | 7000 | 8-lead SOIC, 8-lead PDIP |

## OUTLINE DIMENSIONS



Figure 28. 28-Lead Shrink Small Outline Package [SSOP] (RS-28)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.
Figure 29. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-32-11)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | RES Bit | INL LSB | DNL LSB | Temperature <br> Range | Package Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5544ARS | 16 | $\pm 2$ | $\pm 1.5$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline Package [SSOP] | RS-28 |
| AD5544ARSZ | 16 | $\pm 2$ | $\pm 1.5$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline Package [SSOP] | RS-28 |
| AD5544ARSZ-REEL7 | 16 | $\pm 2$ | $\pm 1.5$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline Package [SSOP] | RS-28 |
| AD5544BRSZ | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline Package [SSOP] | RS-28 |
| AD5544BRSZ-REEL7 | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline Package [SSOP] | RS-28 |
| AD5544ACPZ-1-R2 | 16 | $\pm 4$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32 -Lead LFCSP_WQ | CP-32-11 |
| AD5544ACPZ-1-RL7 | 16 | $\pm 4$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32 -Lead LFCSP_WQ | CP-32-11 |
| AD5544BCPZ-R2 | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32 -Lead LFCSP_WQ | CP-32-11 |
| AD5544BCPZ-RL7 | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32 -Lead LFCSP_WQ | CP-32-11 |
| AD5554BRSZ | 14 | $\pm 0.5$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead Shrink Small Outline Package [SSOP] | RS-28 |
| EV-AD5544/45SDZ |  |  |  |  | Evaluation Board |  |

[^5]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2000-2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

[^1]:    ${ }^{1}$ All static performance tests (except $\mathrm{I}_{\mathrm{OUT}}$ ) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5554 $\mathrm{R}_{\mathrm{FB}}$ terminal is tied to the amplifier output. Typical values represent average readings measured at $25^{\circ} \mathrm{C}$.
    ${ }^{2}$ These parameters are guaranteed by design and not subject to production testing.
    ${ }^{3}$ All input control signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V .
    ${ }^{4}$ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier,

[^2]:    ${ }^{1} \mathrm{~N} /$ A means not applicable.

[^3]:    ${ }^{1}$ Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the positive edge of the $\overline{C S}$ line returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bit D15 to Bit D0) to the decoded DAC input register address determined by Bit A1 and Bit A0. Any extra bits clocked into the AD5544 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the $\overline{\text { LDAC }}$ pin can be tied logic low to disable the DAC registers.

[^4]:    ${ }^{1}$ For the AD5554, data appears at the SDO pin 17 clock pulses after input at the SDI pin.
    ${ }^{2} \mathrm{X}$ means don't care.
    ${ }^{3} \uparrow+$ is a positive logic transition.
    ${ }^{4}$ At power-on, both the input register and the DAC register are loaded with all 0s.

[^5]:    ${ }^{1} Z=$ RoHS Compliant Part.

