## 16-Channel, 16-Bit nanoDAC+ with $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Voltage Reference Temperature Coefficient, SPI Interface

## Data Sheet

## FEATURES

High performance
High relative accuracy (INL): $\pm 4$ LSB maximum at 16 bits
TUE: $\pm 0.14 \%$ of $\operatorname{FSR}$ maximum
Offset error: $\pm \mathbf{1 . 5} \mathbf{~ m V}$ maximum
Gain error: $\pm \mathbf{0 . 0 6 \%}$ of FSR maximum
Low drift 2.5 V voltage reference temperature coefficient: 2 ppm/ ${ }^{\circ} \mathrm{C}$ typical
40 mA short-circuit current
Wide operating ranges
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range
2.7 V to 5.5 V power supply range

Simplified implementation
User selectable gain of 1 or 2 (GAIN pin)
1.8 V logic compatibility

50 MHz SPI with readback or daisy chain
28-lead, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$, RoHS compliant LFCSP

## APPLICATIONS

## Optical transceivers

Base station power amplifiers
Process control (programmable logic controller (PLC)
input/output cards)
Industrial automation
Data acquisition systems

Table 1. Octal and 16-Channel nanoDAC+ ${ }^{\circ}$ Devices

| No. of <br> Channels | Interface | Reference | 16-Bit | 12-Bit |
| :--- | :--- | :--- | :--- | :--- |
| 8 | SPI $^{1}$ | Internal <br> External | AD5676R <br> AD5676 | AD5672R <br> Not <br> applicable <br> 8 I $^{2} \mathrm{C}$ |
| Internal | AD5675R | AD5671R |  |  |
| 16 | SPI | Internal | AD5679R |  |

${ }^{1}$ SPI $=$ serial peripheral interface.

## PRODUCT HIGHLIGHTS

1. High channel density 16 channels in $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ LFCSP
2. High relative accuracy (integral nonlinearity (INL)) $\pm 4$ LSB maximum
3. Low drift, 2.5 V , on-chip reference

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## AD5679R

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Product Highlights .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
General Description ..... 3
Specifications .....  4
AC Characteristics ..... 6
Timing Characteristics .....  6
Daisy-Chain and Readback Timing Characteristics ..... 7
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
ESD Caution ..... 9
Pin Configuration and Function Descriptions. ..... 10
Typical Performance Characteristics ..... 11
Terminology ..... 18
Theory of Operation ..... 20
DAC ..... 20
Transfer Function ..... 20
DAC Architecture ..... 20
Serial Interface ..... 20
Standalone Operation ..... 22
REVISION HISTORY
8/2019—Revision 0: Initial Version

## GENERAL DESCRIPTION

The AD5679R is a low power, 16 -channel, 16-bit, buffered voltage output, digital-to-analog converter (DAC) that includes a $2.5 \mathrm{~V}, 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ internal reference (enabled by default), and a gain select pin, resulting in a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The device operates from a single, 2.7 V to 5.5 V supply range and is guaranteed monotonic by design. The

AD5679R is available in a 28 -lead lead frame chip scale package (LFCSP) and incorporates a power-on reset (POR) circuit that ensures that the DAC outputs power up to and remains at zeroscale until a valid write. The AD5679R contains a power-down mode that reduces the current consumption to $2 \mu \mathrm{~A}$ typical when in power-down mode.

## SPECIFICATIONS

VDD pin voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.62 \mathrm{~V} \leq$ VLOGIC pin voltage $\left(\mathrm{V}_{\text {LoGIC }}\right) \leq 5.5 \mathrm{~V}$, load resistance $\left(\mathrm{R}_{\mathrm{L}}\right)=2 \mathrm{k} \Omega$, load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)=200 \mathrm{pF}$, all specifications are $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE ${ }^{1}$ |  |  |  |  |  |
| Resolution | 16 |  |  | Bits |  |
| INL |  | $\pm 1.8$ | $\pm 4$ | LSB | Gain $=1$ |
|  |  | $\pm 1.7$ | $\pm 4$ | LSB | Gain $=2$ |
| Differential Nonlinearity (DNL) |  | $\pm 0.7$ | $\pm 1$ | LSB | Gain $=1$ |
|  |  | $\pm 0.5$ | $\pm 1$ | LSB | Gain $=2$ |
| Zero Code Error |  | 0.8 | 1.6 | mV | Gain = 1 or gain = 2 |
| Offset Error |  | -0.75 | $\pm 2$ | mV | Gain $=1$ |
|  |  | -0.1 | $\pm 1.5$ | mV | Gain $=2$ |
| Full-Scale Error |  | -0.018 | $\pm 0.14$ | \% of FSR | Gain $=1$ |
|  |  | -0.013 | $\pm 0.07$ | \% of FSR | Gain $=2, \mathrm{~V} D=5.5 \mathrm{~V}$ |
| Gain Error |  | +0.04 | $\pm 0.12$ | \% of FSR | Gain $=1$ |
|  |  | -0.02 | $\pm 0.06$ | \% of FSR | Gain $=2$ |
| Total Unadjusted Error (TUE) |  | $\pm 0.03$ | $\pm 0.18$ | \% of FSR | Gain $=1$ |
|  |  | $\pm 0.006$ | $\pm 0.14$ | \% of FSR | Gain $=2$ |
| Offset Error Drift |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | Gain $=1$ |
| DC Power Supply Rejection Ratio (PSRR) |  | 0.25 |  | $\mathrm{mV} / \mathrm{V}$ | DAC code $=$ midscale, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| DC Crosstalk |  | $\pm 2$ |  |  | Due to single channel, full-scale output change, internal reference, gain = 1 |
|  |  | $\pm 3$ |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change, external reference, gain = 2 |
|  |  | $\pm 2$ |  | $\mu \mathrm{V}$ | Due to powering down (per channel), internal reference, gain = 1 |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Output Power-Up Voltage |  | 0 |  | V | Gain $=1$, AD5679R-1 |
|  |  | 0 |  | V | Gain $=2$, AD5679R-1 |
| Output Voltage Range | 0 |  | 2.5 | V | Gain $=1$ |
|  | 0 |  | 5 | V | Gain $=2$ |
| Capacitive Load Stability | 2 |  |  | nF | $\mathrm{R}_{\mathrm{L}}=\infty$ |
|  | 10 |  |  | nF | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |
| Load Regulation | 183 |  |  | $\mu \mathrm{V} / \mathrm{mA}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{DAC} \text { code }=\text { midscale, }-30 \mathrm{~mA} \leq \text { output }$ $\text { current }(\text { lout }) \leq+30 \mathrm{~mA}$ |
|  | 177 |  |  | $\mu \mathrm{V} / \mathrm{mA}$ | $\begin{aligned} & V_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{DAC} \text { code }=\text { midscale, }-20 \mathrm{~mA} \leq \text { lout } \leq \\ & +20 \mathrm{~mA} \end{aligned}$ |
| Short-Circuit Current ${ }^{2}$ | 40 |  |  | mA |  |
| Load Impedance at Rails ${ }^{3}$ | 25 |  |  | $\Omega$ |  |
| Power-Up Time ${ }^{4}$ | 3 |  |  | $\mu \mathrm{s}$ | Exiting power-down mode, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| REFERENCE INPUT |  |  |  |  |  |
| Reference Input Current | 0.8 |  |  | mA | Reference voltage ( $\mathrm{V}_{\text {REF }}$ ) $=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {LOGIC }}=5.5 \mathrm{~V}$, gain $=1$ |
|  | 1 | 1.6 |  | mA | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {DD }}=\mathrm{V}_{\text {LOGIC }}=5.5 \mathrm{~V}$, gain $=2$ |
| Reference Input Range |  |  | $V_{D D}$ | V | Gain $=1$ |
|  | 1 |  | VDo/2 | V | Gain $=2$ |
| Reference Input Impedance | 7 |  |  | k $\Omega$ | Gain $=1$ |
|  | 3.5 |  |  | $\mathrm{k} \Omega$ | Gain $=2$ |
| REFERENCE OUTPUT |  |  |  |  |  |
| Output Voltage ${ }^{5}$ | 2.4975 |  | 2.5025 | v |  |
| Voltage Reference Temperature Coefficient (TC) ${ }^{6,7}$ |  | 2 | 5 | ppm/ ${ }^{\circ} \mathrm{C}$ | See the Terminology section |
| Output Impedance |  | 0.04 |  | $\Omega$ |  |
| Output Voltage Noise |  | 13 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ | 0.1 Hz to 10 Hz |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Noise Density <br> Load Regulation Sourcing <br> Load Regulation Sinking <br> Output Current Load Capability <br> Line Regulation <br> Thermal Hysteresis |  | 240 29 74 $\pm 20$ 43 125 25 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mu \mathrm{V} / \mathrm{mA}$ <br> $\mu \mathrm{V} / \mathrm{mA}$ <br> mA <br> $\mu \mathrm{V} / \mathrm{V}$ <br> ppm <br> ppm | At ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right), \mathrm{f}=10 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}$, gain $=1$ or 2 <br> At ambient temperature <br> At ambient temperature $V_{D D} \geq 3 \mathrm{~V}$ <br> At ambient temperature <br> First cycle <br> Additional cycles |
| LOGIC INPUTS <br> Input Current <br> Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) <br> Low (Vinl) <br> High ( $\mathrm{V}_{\text {INн }}$ ) <br> Pin Capacitance | $0.7 \times V_{\text {LOGIC }}$ | 4 | $\begin{aligned} & \pm 1 \\ & 0.3 \times \\ & \text { V LOGIC }^{2} \end{aligned}$ | $\mu \mathrm{A}$ <br> V <br> V pF | Per pin |
| LOGIC OUTPUTS (SDO) <br> Output Voltage (Vout) <br> Low (Vol) <br> High (VOH) <br> Floating State Output Capacitance | $\mathrm{V}_{\text {LOGIC }}-0.4$ | 9 | 0.4 | V <br> V pF | Sink current (Isink) $=200 \mu \mathrm{~A}$ <br> Source current $($ Isource $)=200 \mu \mathrm{~A}$ |
| POWER REQUIREMENTS <br> Vlogic <br> logic <br> $V_{D D}$ <br> Supply Current (lod) Normal Mode ${ }^{8}$ <br> All Power-Down Modes ${ }^{9}$ | $1.62$ <br> 2.7 $V_{\text {REF }}+1.5$ | 2.3 <br> 3.4 <br> 2.3 <br> 3.4 <br> 2 <br> 2 <br> 2 | 5.5 1 1.3 0.5 1.3 5.5 5.5 2.53 3.8 2.6 4.2 3.4 5 11 | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Power-on, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ <br> Power-on, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Power-down, $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ <br> Power-down, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Gain = 1 <br> Gain $=2$ <br> $\mathrm{V}_{\mathrm{INH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{INL}}=\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V <br> Internal reference off, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Internal reference on, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Internal reference off <br> Internal reference on <br> Power-down to $1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Power-down to $1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ <br> Power-down to $1 \mathrm{k} \Omega,-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

[^0]
## AD5679R

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.62 \mathrm{~V} \leq \mathrm{V}_{\text {LoGIC }} \leq 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to GND , all specifications are $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT VOLTAGE SETTLING TIME ${ }^{1}$ |  | 6 | 8 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2 \mathrm{LSB}$ |
| SLEW RATE |  | 0.8 |  | V/ $\mu \mathrm{s}$ |  |
| DIGITAL-TO-ANALOG GLITCH IMPULSE ${ }^{1}$ |  | 1.4 |  | nV-sec | 1 LSB change around major carry (internal reference, gain $=1$ ) |
| DIGITAL FEEDTHROUGH ${ }^{1}$ |  | 0.13 |  | nV-sec |  |
| CROSSTALK ${ }^{1}$ |  |  |  |  |  |
| Digital |  | 0.1 |  | nV -sec |  |
| Analog |  | -0.25 |  | nV -sec |  |
|  |  | -1.3 |  | nV -sec | Internal reference, gain $=2$ |
| DAC-to-DAC |  | -2.0 |  | nV-sec | Internal reference, gain $=2$ |
| TOTAL HARMONIC DISTORTION ${ }^{2}$ |  | -80 |  | dB | At $T_{A}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, output frequency $\left(\mathrm{f}_{\mathrm{out}}\right)=1 \mathrm{kHz}$, internal reference, gain $=2$ |
| OUTPUT NOISE SPECTRAL DENSITY ${ }^{1}$ |  | 300 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code = midscale, 10 kHz , gain $=2$ |
| OUTPUT NOISE ${ }^{1}$ |  | 6 |  | $\mu \mathrm{V}$ p-p | 0.1 Hz to 10 Hz , gain $=1$ |
| SIGNAL-TO-NOISE RATIO (SNR) |  | 90 |  | dB | At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$, internal reference |
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) |  | 83 |  | dB | At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$, internal reference |
| SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD) |  | 80 |  | dB | At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, bandwidth $=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, fout $=1 \mathrm{kHz}$, internal reference, gain = 2 |

${ }^{1}$ See the Terminology section. Measured using internal reference and gain $=1$, unless otherwise noted.
${ }^{2}$ Digitally generated sine wave (fout) at 1 kHz .

## TIMING CHARACTERISTICS

All input signals are specified with rise time $\left(\mathrm{t}_{\mathrm{R}}\right)=$ fall time $\left(\mathrm{t}_{\mathrm{F}}\right)=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\text {INL }}+\right.$ $\left.\mathrm{V}_{\text {Inh }}\right) / 2$. See Figure 2. $\mathrm{V}_{\text {dd }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.62 \mathrm{~V} \leq \mathrm{V}_{\text {Logic }} \leq 5.5 \mathrm{~V}$. $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V}$. All specifications are $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter | Symbol | $1.62 \mathrm{~V} \leq \mathrm{V}_{\text {LoGic }}<2.7 \mathrm{~V}$ |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {LoGIC }} \leq 5.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Cycle Time | $\mathrm{t}_{1}$ | 20 |  | 20 |  | ns |
| SCLK High Time | $\mathrm{t}_{2}$ | 8 |  | 8 |  | ns |
| SCLK Low Time | $\mathrm{t}_{3}$ | 10 |  | 12 |  | ns |
| $\overline{\text { SYNC }}$ to SCLK Falling Edge Setup Time | $\mathrm{t}_{4}$ | 15 |  | 11 |  | ns |
| Data Setup Time | $\mathrm{t}_{5}$ | 2 |  | 3 |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | 2 |  | 2 |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC }}$ Rising Edge | $\mathrm{t}_{7}$ | 4 |  | 4 |  | ns |
| Minimum $\overline{\text { SYNC }}$ High Time | $\mathrm{t}_{8}$ | 15 |  | 12 |  | ns |
| $\overline{\text { SYNC }}$ Rising Edge to $\overline{\text { SYNC }}$ Rising Edge (DAC Register Updates) | $\mathrm{t}_{9}$ | 870 |  | 830 |  | ns |
|  | $\mathrm{t}_{10}$ | 4 |  | 4 |  | ns |
| $\overline{\text { LDAC }}$ Pulse Width Low | $\mathrm{t}_{11}$ | 12 |  | 12 |  | ns |
| $\overline{\text { SYNC }}$ Rising Edge to $\overline{\text { LDAC }}$ Rising Edge | $\mathrm{t}_{12}$ | 27 |  | 27 |  | ns |
| $\overline{\text { SYNC }}$ Rising Edge to $\overline{\text { LDAC }}$ Falling Edge | $\mathrm{t}_{13}$ | 25 |  | 25 |  | ns |
|  | $\mathrm{t}_{14}$ | 840 |  | 840 |  | ns |
| Minimum Pulse Width Low | $\mathrm{t}_{15}$ | 8 |  | 10 |  | ns |
| Pulse Activation Time | $\mathrm{t}_{16}$ | 115 |  | 115 |  | ns |



Figure 2. Serial Write Operation

## DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS

All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\text {INL }}+\mathrm{V}_{\text {INH }}\right) / 2$. See Figure 4 and Figure $5 . \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.62 \mathrm{~V} \leq \mathrm{V}_{\text {LOGIC }} \leq 5.5 \mathrm{~V}$. $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$. All specifications are $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V .

Table 5.

| Parameter | Symbol | $1.62 \mathrm{~V} \leq \mathrm{V}_{\text {LoGic }}<2.7 \mathrm{~V}$ |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {LoGic }} \leq 5.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Cycle Time | $\mathrm{t}_{1}$ | 130 |  | 110 |  | ns |
| SCLK High Time | $\mathrm{t}_{2}$ | 33 |  | 23 |  | ns |
| SCLK Low Time | $\mathrm{t}_{3}$ | 12 |  | 7 |  | ns |
| $\overline{\text { SYNC }}$ to SCLK Falling Edge | $\mathrm{t}_{4}$ | 80 |  | 80 |  | ns |
| Data Setup Time | $\mathrm{t}_{5}$ | 2 |  | 2 |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | 2 |  | 2 |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC Rising Edge }}$ | $\mathrm{t}_{7}$ | 35 |  | 10 |  | ns |
| Minimum $\overline{\text { SYNC }}$ High Time | $\mathrm{t}_{8}$ | 55 |  | 32 |  | ns |
| SDO Data Valid from SCLK Rising Edge | $\mathrm{t}_{9}$ |  | 130 |  | 75 | ns |
| $\overline{\text { SYNC Rising Edge to SCLK Falling Edge }}$ | $\mathrm{t}_{10}$ | 15 |  | 8 |  | ns |
| $\overline{\text { SYNC }}$ Rising Edge to SDO Disable | $\mathrm{t}_{11}$ | 218 |  | 210 |  | ns |

## Circuit and Timing Diagrams



Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications


Figure 4. Daisy Chain Timing Diagram


Figure 5. Readback Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7V |
| $V_{\text {Logic }}$ to GND | -0.3 V to +7 V |
| Voutx to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {Ref }}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Absolute Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak Temperature, Pb-Free (J-STD-020) | $260^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {JА }}$ | $\boldsymbol{\theta}_{\text {נв }}$ | $\boldsymbol{\theta}_{\text {лс }}$ | $\boldsymbol{\Psi}_{\text {Јт }}$ | $\boldsymbol{\Psi}_{\text {Јв }}$ | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 28-Lead LFCSP <br> $($ CP-28-8) | 55.09 | 24.49 | 19.14 | 2.62 | 23.92 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VOUT0 | Analog Output Voltage from DAC 0. The output amplifier has rail-to-rail operation. |
| 2 | VDD | Power Supply Input. These devices operate from 2.7 V to 5.5 V . Decouple the $\mathrm{V}_{\mathrm{DD}}$ supply with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 3 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC }}$ goes low, data transfers in on the falling edges of the next 24 clocks. |
| 4 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data transfers at rates of up to 50 MHz . |
| 5 | SDI | Serial Data Input. The AD5679R has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 6 | GAIN | Span Set Pin. When this pin is tied to GND, all sixteen DAC outputs have a span from 0 V to $\mathrm{V}_{\text {REF }}$. If this pin is tied to $\mathrm{V}_{\text {LOGIC, }}$ all sixteen DACs output a span of 0 V to $2 \times \mathrm{V}_{\text {REF }}$. |
| 7 | VOUT7 | Analog Output Voltage from DAC 7. The output amplifier has rail-to-rail operation. |
| 8 | VOUT6 | Analog Output Voltage from DAC 6. The output amplifier has rail-to-rail operation. |
| 9 | VOUT5 | Analog Output Voltage from DAC 5. The output amplifier has rail-to-rail operation. |
| 10 | VOUT4 | Analog Output Voltage from DAC 4. The output amplifier has rail-to-rail operation. |
| 11 | VOUT15 | Analog Output Voltage from DAC 15. The output amplifier has rail-to-rail operation. |
| 12 | VOUT14 | Analog Output Voltage from DAC 14. The output amplifier has rail-to-rail operation. |
| 13 | VOUT13 | Analog Output Voltage from DAC 13. The output amplifier has rail-to-rail operation. |
| 14 | VOUT12 | Analog Output Voltage from DAC 12. The output amplifier has rail-to-rail operation. |
| 15, 16 | GND | Ground Reference Point for All Circuitry on the Device. |
| 17 | $\overline{\text { LDAC }}$ | Load DAC. $\overline{\text { LDAC }}$ operates in two modes: asynchronously and synchronously. Pulsing this pin low updates any or all DAC registers if the input registers have new data, which simultaneously updates all DAC outputs. This pin can also be tied permanently low. |
| 18 | VLOGIC | Digital Power Supply. The voltage on this pin is specified in Table 2. |
| 19 | SDO | Serial Data Output. This pin can be used to daisy-chain a number of devices together, or it can be used for readback. The serial data transfers on the rising edge of SCLK and is valid on the falling edge. |
| 20 | $\overline{\text { RESET }}$ | Asynchronous Reset Input. The $\overline{\operatorname{RESET}}$ input is falling edge sensitive. When $\overline{\mathrm{RESET}}$ is low, all $\overline{\mathrm{LDAC}}$ pulses are ignored. When $\overline{\mathrm{RESET}}$ is activated, the input register and the DAC register are updated with zero-scale. |
| 21 | VREF | Reference Output Voltage. When using the internal reference, this is the reference output pin. This pin is the reference output by default. |
| 22 | VOUT11 | Analog Output Voltage from DAC 11. The output amplifier has rail-to-rail operation. |
| 23 | VOUT10 | Analog Output Voltage from DAC 10. The output amplifier has rail-to-rail operation. |
| 24 | VOUT9 | Analog Output Voltage from DAC 9. The output amplifier has rail-to-rail operation. |
| 25 | VOUT8 | Analog Output Voltage from DAC 8. The output amplifier has rail-to-rail operation. |
| 26 | VOUT3 | Analog Output Voltage from DAC 3. The output amplifier has rail-to-rail operation. |
| 27 | VOUT2 | Analog Output Voltage from DAC 2. The output amplifier has rail-to-rail operation. |
| 28 | VOUT1 <br> EPAD | Analog Output Voltage from DAC 1. The output amplifier has rail-to-rail operation. Exposed Pad. The exposed pad must be tied to GND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. INL Error vs. Code


Figure 8. DNL Error vs. Code


Figure 9. Total Unadjusted Error vs. Code


Figure 10. INL Error vs. Temperature


Figure 11. DNL Error vs. Temperature


Figure 12. Total Unadjusted Error vs. Temperature


Figure 13. INL Error vs. Supply Voltage


Figure 14. DNL Error vs. Supply Voltage


Figure 15. Total Unadjusted Error vs. Supply Voltage


Figure 16. Gain Error and Full-Scale Error vs. Temperature


Figure 17. Gain Error and Full-Scale Error vs. Supply Voltage


Figure 18. Zero Code Error and Offset Error vs. Temperature


Figure 19. Zero Code Error and Offset Error vs. Supply Voltage


Figure 20. Supply Current (IDD) Histogram with Internal Reference


Figure 21. Headroom and Footroom ( $\Delta$ Vout) vs. Load Current


Figure 22. Source and Sink Capability at 3 V


Figure 23. Source and Sink Capability at 5 V


Figure 24. Source and Sink Capability at 5.5 V


Figure 25. IDD vs. Code


Figure 26. IDD vs. Temperature


Figure 27. IDD vs. Supply Voltage


Figure 28. IDD vs. Logic Input Voltage


Figure 29. Settling Time


Figure 30. POR to 0 V and Midscale Output


Figure 31. Exiting Power-Down to Midscale


Figure 32. Digital-to-Analog Glitch Impulse


Figure 33. Analog Crosstalk


Figure 34. DAC-to-DAC Crosstalk


Figure 35. 0.1 Hz to 10 Hz Output Noise


Figure 36. Noise Spectral Density (NSD)


Figure 37. Total Harmonic Distortion (THD) at 1 kHz


Figure 38. Settling Time at Various Capacitive Loads


Figure 39. Hardware Reset


Figure 40. Internal Reference NSD vs. Frequency


Figure 41. V REF Vs. Temperature


Figure 42. VREF Vs. Load Current


Figure 43. VREF VS. VDD

## TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)
For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. These DACs are guaranteed monotonic by design.

## Zero Code Error

Zero code error is a measurement of the output error when zero code ( $0 \times 0000$ ) is loaded to the DAC register. The ideal output is 0 V . The zero code error is always positive because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero code error is expressed in mV .

## Full-Scale Error

Full-scale error is a measurement of the output error when fullscale code (0xFFFF) is loaded to the DAC register. The ideal output is $\mathrm{V}_{\mathrm{DD}}-1$ LSB. Full-scale error is expressed in percent of full-scale range (\% of FSR).

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as \% of FSR.

## Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. Offset error drift is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Offset Error

Offset error is a measure of the difference between Vout (actual) and $V_{\text {out }}$ (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured with Code 256 loaded in the DAC register. Offset error can be negative or positive.

## DC Power Supply Rejection Ratio (PSRR)

The dc PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in Vout to a change in $V_{D D}$ for full-scale output of the DAC. PSRR is measured in $\mathrm{mV} / \mathrm{V}$. $\mathrm{V}_{\text {REF }}$ is held at 2 V , and $\mathrm{V}_{\mathrm{DD}}$ is varied by $\pm 10 \%$.

## Output Voltage Settling Time

The output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a $1 / 4$ to $3 / 4$ fullscale input change and is measured from the rising edge of $\overline{S Y N C}$.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. Digital-to-analog glitch impulse is normally specified as the area of the glitch in nV -sec, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000).

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. Digital feedthrough is specified in nV -sec and measured with a fullscale code change on the data bus, that is, from all 0 s to all 1 s and vice versa.

## Reference Feedthrough

Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. Reference feedthrough is expressed in dB .

## Noise Spectral Density

Noise spectral density is a measurement of the internally generated random noise. Random noise is characterized as a spectral density ( $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ ). Noise spectral density is measured by loading the DAC to midscale and measuring noise at the output. Noise spectral density is measured in $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$.

## DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. DC crosstalk is measured with a full-scale output change on one DAC (or soft power-down and power-up) when monitoring another DAC kept at midscale. DC crosstalk is expressed in $\mu \mathrm{V}$.
DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has on another DAC kept at midscale. DC crosstalk due to load current change is expressed in $\mu \mathrm{V} / \mathrm{mA}$.

## Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0 s to all 1 s and vice versa) in the input register of another DAC. Digital crosstalk is measured in standalone mode and is expressed in nV -sec.

## Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. Analog crosstalk is measured by first loading one of the input registers with a full-scale code change (all 0 s to all 1 s and vice versa). Then, execute a software $\overline{\mathrm{LDAC}}$ and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV -sec.

## DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. DAC-to-DAC crosstalk is measured by loading the attack channel with a full-scale code change (all 0 s to all 1 s and vice versa), using the write to and update commands when monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in $n V$-sec.

## Multiplying Bandwidth

The multiplying bandwidth is a measure of the finite bandwidth of the amplifiers within the DAC. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

## Total Harmonic Distortion (THD)

THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. THD is measured in dB .

## Voltage Reference TC

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The voltage reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range, expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$, shown in the following equation:

$$
T C=\left[\frac{V_{R E F(M A X)}-V_{R E F(M I N)}}{V_{R E F(N O M)} \times \text { Temperature Range }}\right] \times 10^{6}
$$

where:
$V_{\text {REF (MAX) }}$ is the maximum reference output measured over the total temperature range.
$V_{R E F(M I N)}$ is the minimum reference output measured over the total temperature range.
$V_{\text {ReF (NOM) }}$ is the nominal reference output voltage, 2.5 V .
Temperature Range is the specified temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## THEORY OF OPERATION

## DAC

The AD5679R is a 16 -channel, 16 -bit, serial input, voltage output DAC with an internal reference. The device operates from supply voltages of 2.7 V to 5.5 V . Data is written to the AD5679R in a 24 -bit word format via a 3 -wire serial interface. The AD5679R incorporates a power-on reset circuit to ensure that the DAC output powers up to a known output state. The device also has a software power-down mode that reduces the typical current consumption to $2 \mu \mathrm{~A}$.

## TRANSFER FUNCTION

The internal reference is on by default.
The gain of the output amplifier can be set to $\times 1$ or $\times 2$ using the span set pin (GAIN). When the GAIN pin is tied to GND, all 16 DAC outputs have a span from 0 V to $\mathrm{V}_{\text {ref. }}$. When the GAIN pin is tied to VLOGIC, all 16 DACs output a span of 0 V to $2 \times$ $V_{\text {ref. }}$

## DAC ARCHITECTURE

The AD5679R implements a segmented string DAC architecture with an internal output buffer. Figure 44 shows the internal block diagram.


Figure 44. Single DAC Channel Architecture Block Diagram
Figure 45 shows the resistor string structure. The code loaded to the DAC register determines the node on the string where the voltage is tapped off and fed into the output amplifier. The voltage is tapped off by closing one of the switches and connecting the string to the amplifier. Because each resistance in the string has the same value, R , the string DAC is guaranteed monotonic.


## Internal Reference

The AD5679R on-chip reference is enabled at power-up, but can be disabled via a write to the control register. See the Internal Reference Setup section for details.
The AD5679R have a $2.5 \mathrm{~V}, 2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, resulting in a full-scale output of 2.5 V or 5 V , depending on the state of the GAIN pin. The internal reference associated with the device is available at the VREFOUT pin. This buffered reference is capable of driving external loads of up to 15 mA .

## Output Amplifiers

The output buffer amplifier generates rail-to-rail voltages on its output. The actual range depends on the value of $\mathrm{V}_{\text {REF }}$, the gain setting, the offset error, and the gain error.

The output amplifiers can drive a load of $1 \mathrm{k} \Omega$ in parallel with 10 nF to GND. The slew rate is $0.8 \mathrm{~V} / \mu \mathrm{s}$, with a typical $1 / 4$ to $3 / 4$ scale settling time of $6 \mu \mathrm{~s}$.

## SERIAL INTERFACE

The AD5679R uses a 3-wire serial interface ( $\overline{\text { SYNC, SCLK, and }}$ SDI, compatible with SPI, QSPI ${ }^{\text {² }}$, and MICROWIRE interface standards, as well as most digital signal processors (DSPs). See Figure 2 for a timing diagram of a typical write sequence. The AD5679R contains an SDO pin to allow the user to daisy-chain multiple devices together (see the Daisy-Chain Operation section) or for readback.

## Input Shift Register

The input shift register of the AD5679R is 24 bits wide. Data is loaded MSB first (DB23), and the first four bits are the command bits, C3 to C0 (see Table 9), followed by the 4-bit DAC address bits, A3 to A0 (see Table 10), and finally, the 16-bit data-word.

The data-word comprises 16-bit input code for the AD5679R (see Figure 46). These data bits are transferred to the input register on the 24 falling edges of SCLK and are updated on the rising edge of $\overline{\text { SYNC }}$.

Commands execute on individual DAC channels, combined DAC channels, or on all DACs, depending on the address bits selected.

Table 9. Command Definitions

| Command |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| C3 | C2 | C1 | C0 |  |
| 0 | 0 | 0 | 0 | No operation |
| 0 | 0 | 0 | 1 | Write to Input Register n where $\mathrm{n}=1$ to 8 , depending on the DAC selected from the address bits in Table 10 (dependent on $\overline{\text { LDAC) }}$ |
| 0 | 0 | 1 | 0 | Update DAC Register n with contents of Input Register n |
| 0 | 0 | 1 | 1 | Write to and update DAC Channel n |
| 0 | 1 | 0 | 0 | Power down/power up the DAC |
| 0 | 1 | 0 | 1 | Hardware $\overline{\text { LDAC }}$ mask register |
| 0 | 1 | 1 | 0 | Software reset (power-on reset) |
| 0 | 1 | 1 | 1 | Internal reference setup register |
| 1 | 0 | 0 | 0 | Set up the daisy-chain enable (DCEN) register |
| 1 | 0 | 0 | 1 | Set up the readback register (readback enable) |
| 1 | 0 | 1 | 0 | Update all channels of the input register simultaneously with the input data |
| 1 | 0 | 1 | 1 | Update all channels of the DAC register and input register simultaneously with the input data |
| 1 | 1 | 0 | 0 | Reserved |
| $\cdots$ | $\ldots$ | $\cdots$ | $\ldots$ |  |
| 1 | 1 | 1 | 1 | No operation, daisy-chain mode |

Table 10. Address Commands

| Channel Address[3:0] |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| A3 | A2 | A1 | A0 | Selected Channel |
| 0 | 0 | 0 | 0 | DAC 0 |
| 0 | 0 | 0 | 1 | DAC 1 |
| 0 | 0 | 1 | 0 | DAC 2 |
| 0 | 1 | 1 | 1 | DAC 3 |
| 0 | 1 | 0 | 0 | DAC 4 |
| 0 | 1 | 1 | 1 | DAC 5 |
| 0 | 0 | 1 | 0 | DAC 6 |
| 0 | 0 | 0 | 1 | DAC 7 |
| 1 | 0 | 1 | 0 | DAC 8 |
| 1 | 1 | 0 | 0 | DAC 9 10 |
| 1 | 1 | 0 | 0 | DAC 11 |
| 1 | 1 | 1 | 1 | DAC 12 |
| 1 | 1 | 1 | 0 | DAC 13 |
| 1 | 1 |  | 1 | DAC 15 |
| 1 |  |  |  |  |



## STANDALONE OPERATION

Bring the $\overline{\text { SYNC }}$ line low to begin the write sequence. Data from the SDI line is clocked into the 24 -bit input shift register on the falling edge of SCLK. After the last of 24 data bits is clocked in, bring $\overline{\text { SYNC }}$ high. The programmed function is then executed, that is, an LDAC dependent change in DAC register contents and/or a change in the mode of operation. If $\overline{S Y N C}$ is brought high at a clock before the $24^{\text {th }}$ clock, it is considered a valid frame, and invalid data is loaded to the DAC. Bring $\overline{\text { SYNC }}$ high for a minimum of 20 ns (single channel, see $\mathrm{t}_{8}$ in Figure 2) before the next write sequence so that a falling edge of $\overline{S Y N C}$ can initiate the next write sequence. Idle $\overline{S Y N C}$ at rails between write sequences for even lower power operation. The $\overline{S Y N C}$ line is kept low for 24 falling edges of SCLK, and the DAC is updated on the rising edge of $\overline{\text { SYNC }}$.
When data is transferred to the input register of the addressed DAC, all DAC registers and outputs update by bringing $\overline{\text { LDAC }}$ low while the $\overline{\text { SYNC }}$ line is high.

## WRITE AND UPDATE COMMANDS

## Write to Input Register $n$ (Dependent on $\overline{\text { LDAC }}$

Command 0001 allows the user to write the dedicated input register of each DAC individually. When $\overline{\mathrm{LDAC}}$ is low, the input register is transparent, if not controlled by the $\overline{\text { LDAC }}$ mask register.

## Update DAC Register $n$ with Contents of Input Register n

Command 0010 loads the DAC registers and outputs with the contents of the input registers selected and updates the DAC outputs directly. Data Bit D15 to Bit D0 determine which DACs have data from the input register transferred to the DAC register. Setting a bit to 1 transfers data from the input register to the appropriate DAC register.

## Write to and Update DAC Channel $\boldsymbol{n}$ (Independent of $\overline{\text { LDAC }}$

Command 0011 allows the user to write to the DAC registers and updates the DAC outputs directly. The address bits are used to select the DAC channel.

## DAISY-CHAIN OPERATION

For systems that contain several DACs, the SDO pin can daisychain several devices together and is enabled through a software executable DCEN command. Command 1000 is reserved for this DCEN function (see Table 9). The daisy-chain mode is enabled by setting Bit DB0 in the DCEN register. The default setting is standalone mode, where $\mathrm{DB} 0=0$. Table 11 shows how the state of the bit corresponds to the mode of operation of the device.

Table 11. DCEN Register

| DBO | Description |
| :--- | :--- |
| 0 | Standalone mode (default) |
| 1 | DCEN mode |



Figure 47. Daisy-Chaining the AD5679R to a Motorola ${ }^{\circledR} 68 \mathrm{HC11}$
The SCLK pin is continuously applied to the input shift register when $\overline{\text { SYNC }}$ is low. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the SDI input on the next DAC in the chain, a daisy-chain interface is constructed. Each DAC in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal $24 \times \mathrm{N}$, where N is the total number of devices updated. If $\overline{\mathrm{SYNC}}$ is brought high at a clock that is not a multiple of 24 , it is considered a valid frame, and invalid data may be loaded to the DAC. When the serial transfer to all devices is complete, $\overline{\text { SYNC }}$ goes high, which latches the input data in each device in the daisy-chain and prevents any further data from being clocked into the input shift register. The serial clock can be continuous or a gated clock. If $\overline{\text { SYNC }}$ is held low for the correct number of clock cycles, a continuous SCLK source is used. In gated clock mode, use a burst clock containing the exact number of clock cycles, and bring $\overline{\text { SYNC }}$ high after the final clock to latch the data.

## READBACK OPERATION

Readback mode is invoked through a software executable readback command. If the SDO output is disabled via the daisy-chain mode disable bit in the control register, the SDO output is automatically enabled for the duration of the read operation, after which the SDO output is disabled again. Command 1001 is reserved for the readback function. This command, in association with the address bits (A3 to A0), selects the DAC input register to read (see Table 9 and Table 10). During readback, only one input register can be
selected. The remaining data bits in the write sequence are don't care bits. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register.
For example, to read back the DAC register for Channel 0 , implement the following sequence:

1. Write 0 x 900000 to the AD5679R input register. This configures the device for read mode with the DAC register of Channel 0 selected. Note that all data bits, DB15 to DB0, are don't care bits.
2. Follow Step 1 with a second write, a no operation (NOP) condition, $0 \times 000000$ or 0 xF 00000 when in daisy-chain mode. During this write, the data from the register is clocked out on the SDO line. DB23 to DB20 contain undefined data, and the last 20 bits contain the DB19 to DB0 DAC register contents.
When $\overline{\text { SYNC }}$ is high, the SDO pin is driven by a weak latch that holds the last data bit. The SDO pin can be overdriven by the SDO pin of another device. Multiple devices can be read using the same SPI interface.

## POWER-DOWN OPERATION

The AD5679R contains two separate power-down modes. Command 0100 is designated for the power-down function (see Table 9). These power-down modes are software programmable by setting 16 bits, Bit DB15 to Bit DB0, in the input shift register. There are two bits associated with each DAC channel. Table 12 shows how the state of the two bits corresponds to the mode of operation of the device.
Any or all DACs (DAC 0 to DAC 15) power down to the selected mode by setting the corresponding bits. See Table 13 and Table 14 for the contents of the input shift register during the power-down/power-up operation.

Table 12. Modes of Operation

| Operating Mode | PD1 | PD0 |
| :--- | :--- | :--- |
| Normal Operation | 0 | 0 |
| Power-Down Modes <br> $1 \mathrm{k} \Omega$ to GND | 0 | 1 |

When both Bit PD1 and Bit PD0 in the input shift register are set to 0 , the device works normally with a typical power consumption of 2.3 mA at 5 V . However, for the two power-down modes, the supply current typically falls to $2 \mu \mathrm{~A}$. In addition to this fall, the output stage switches internally from the amplifier output to a resistor network of a known value. Therefore, the DAC channel output impedance is defined when the channel is powered down by internally connecting the output to GND through a $1 \mathrm{k} \Omega$ resistor. Figure 48 shows the output stage.


Figure 48. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other associated linear circuitry shut down when power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The DAC register updates while the device is in power-down mode. The time required to exit power-down is typically $3 \mu \mathrm{~s}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
To reduce the current consumption further, power off the on-chip reference. See the Internal Reference Setup section.

Table 13. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation for Output Channels DAC 7 to DAC 0

|  |  |  | DAC 7 | DAC6 | DAC 5 | DAC4 | DAC 3 | DAC 2 | DAC 1 | DAC 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [DB23:DB20] | DB19 | [DB18:DB16] | [DB15:DB14] | [DB13:DB12] | [DB11:DB10] | [DB9:DB8] | [DB7:DB6] | [DB5:DB4] | [DB3:DB2] | [DB1:DB0] |
| 0100 | 0 | XXX ${ }^{1}$ | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] |

${ }^{1} \mathrm{X}$ means don't care
Table 14. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation for Output Channels DAC 15 to DAC 8

|  |  |  | DAC 15 | DAC 14 | DAC 13 | DAC 12 | DAC 11 | DAC 10 | DAC 9 | DAC 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [DB23:DB20] | DB19 | [DB18:DB16] | [DB15:DB14] | [DB13:DB12] | [DB11:DB10] | [DB9:DB8] | [DB7:DB6] | [DB5:DB4] | [DB3:DB2] | [DB1:DB0] |
| 0100 | 1 | XXX ${ }^{1}$ | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] | [PD1:PD0] |

[^1]
## AD5679R

## LOAD DAC (HARDWARE $\overline{\text { LDAC }}$ PIN)

The AD5679R DACs have double buffered interfaces consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. Updates to the DAC register are controlled by the $\overline{\mathrm{LDAC}}$ pin.

## Instantaneous DAC Updating (LDAC Held Low)

$\overline{\mathrm{LDAC}}$ is held low and data is clocked to the input register using Command 0001. Both the addressed input register and the DAC register are updated on the rising edge of $\overline{S Y N C}$, and the output begins to change (see Table 16).


Figure 49. Simplified Diagram of Input Loading Circuitry for a Single DAC

## Deferred DAC Updating ( $\overline{\text { LDAC }}$ is Pulsed Low)

$\overline{\text { LDAC }}$ is held high and data is clocked to the input register using Command 0001. All DAC outputs are asynchronously updated by bringing $\overline{\text { LDAC }}$ low after $\overline{\text { SYNC }}$ is brought high. The update now occurs on the falling edge of $\overline{\text { LDAC. }}$

## LDAC MASK REGISTER

Command 0101 is reserved for this software $\overline{\text { LDAC }}$ function. Address bits are ignored. Writing to the DAC, using Command 0101, loads the 16-bit $\overline{\text { LDAC }}$ register (DB15 to DB0). The default for each channel is 0 , that is, the $\overline{\mathrm{LDAC}}$ pin works normally. Setting the bits to 1 forces this DAC channel to ignore transitions on the $\overline{\mathrm{LDAC}}$ pin, regardless of the state of the hardware $\overline{\mathrm{LDAC}}$ pin. This flexibility is useful in applications where the user wants to select which channels respond to the $\overline{\mathrm{LDAC}}$ pin.
The $\overline{\text { LDAC }}$ register gives the user extra flexibility and control over the hardware $\overline{\text { LDAC }}$ pin (see Table 15). Setting the $\overline{\text { LDAC }}$ bits (DB0 to DB15) to 0 for a DAC channel means that this channel update is controlled by the hardware $\overline{\mathrm{LDAC}}$ pin.

Table 15. $\overline{\text { LDAC }}$ Overwrite Definition

| Load $\overline{\text { LDAC }}$ Register |  |  |  |
| :--- | :--- | :--- | :--- |
| $\overline{\text { LDAC }}$ Bits (DB15 to DBO) | $\overline{\text { LDAC Pin }}$ |  | $\overline{\text { LDAC Operation }}$ |
| 000000000000000 | 1 or 0 | Determined by the $\overline{\text { LDAC }}$ pin. |  |
| 111111111111111 | $X^{1}$ | DAC channels update and override the $\overline{\text { LDAC }}$ pin. DAC channels see $\overline{\text { LDAC }}$ as 1. |  |

${ }^{1} \mathrm{X}$ means don't care.
Table 16. Write Commands and $\overline{\text { LDAC }}$ Pin Truth Table ${ }^{1}$

| Command | Description | Hardware $\overline{\text { LDAC Pin }}$ <br> State | Input Register <br> Contents | DAC Register Contents |
| :--- | :--- | :--- | :--- | :--- |
| 0001 | Write to Input Register n (dependent on <br> LDAC) | VLOGIC <br> GND 2 | Data update <br> Data update | No change (no update) <br> Data update |
| 0010 | Update DAC Register n with contents of <br> Input Register $n$ | VLOGIC | No change | Updated with input register <br> contents <br> Updated with input register <br> contents |
| 0011 | Write to and update DAC Channel n | VLOGIC <br> GND | Data update <br> Data update | Data update <br> Data update |

${ }^{1}$ A high to low hardware $\overline{\text { LDAC }}$ pin transition always updates the contents of the DAC register with the contents of the input register on channels that are not masked (blocked) by the $\overline{\text { LDAC mask register. }}$
${ }^{2}$ When $\overline{\text { LDAC }}$ is permanently tied low, the $\overline{\text { LDAC }}$ mask bits are ignored.

## HARDWARE RESET ( $\overline{\text { RESET }})$

The $\overline{\operatorname{RESET}}$ pin is an active low reset that allows the outputs to be cleared to zero scale. It is necessary to keep the $\overline{\operatorname{RESET}}$ pin low for a minimum time (see Table 4) to complete the operation. When the $\overline{\operatorname{RESET}}$ signal is returned high, the output remains at the cleared value until a new value is programmed. When the $\overline{\text { RESET }}$ pin is low, the outputs cannot be updated with a new value. Any events on the $\overline{\mathrm{LDAC}}$ pin or $\overline{\mathrm{RESET}}$ pin during poweron reset are ignored. If the $\overline{\mathrm{RESET}} \mathrm{pin}$ is pulled low at powerup, the device does not initialize properly until the pin is released.

## POWER-ON RESET INTERNAL CIRCUIT

The AD5679R contains a power-on reset circuit that controls the output voltage during power-up. The AD5679R powers up to zero scale. The output remains powered up at this level until a valid write sequence is made to the DAC.

## SOFTWARE RESET

A software executable reset function is also available that resets the DAC to the power-on reset code. Command 0110 is designated for this software reset function. The DAC address bits must be set to $0 \times 0$ and the data bits set to $0 \times 1234$ for the software reset command to execute.

## INTERNAL REFERENCE SETUP

The on-chip reference is on at power-up by default. To reduce the supply current, turn off this reference by setting the software programmable bit, DB0, in the control register. Table 17 shows how the state of the bit corresponds to the mode of operation. Command 0111 is reserved for setting up the internal reference (see Table 9 and Table 18).

Table 17. Internal Reference Setup Register

| Bit | Description |
| :--- | :--- |
| DB2 | Reserved |
| DB0 | Reference enable |
|  | DB0 $=0:$ internal reference enabled (default) |
|  | DB0 $=1:$ internal reference disabled |

## SOLDER HEAT REFLOW

As with all IC reference voltage circuits, the reference value experiences a shift induced by the soldering process. Analog Devices, Inc., performs a reliability test called precondition to mimic the effect of soldering a device to a board. The output voltage specification quoted previously includes the effect of this reliability test.


Figure 50. SHR Reference Voltage Shift

## THERMAL HYSTERESIS

Thermal hysteresis is the voltage difference induced on the reference voltage by sweeping the temperature from ambient to cold to hot, and then back to ambient.

Figure 51 shows thermal hysteresis data. Thermal hysteresis is measured by sweeping the temperature from ambient to $-40^{\circ} \mathrm{C}$, then to $+125^{\circ} \mathrm{C}$, and returning to ambient. The $\Delta \mathrm{V}_{\text {ReF }}$, shown in blue in Figure 51, is then measured between the two ambient measurements. The same temperature sweep and measurements are immediately repeated and the results are shown in red in Figure 51.


Figure 51. Thermal Hysteresis

Figure 50 shows the effect of solder heat reflow (SHR) as measured through the reliability test (precondition).

Table 18. 24-Bit Input Shift Register Contents for Internal Reference Setup Command

| DB23 (MSB) | DB22 | DB21 | DB20 | DB19 to DB3 | DB2 | DB1 | DB0 (LSB) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | Don't care | Reserved | Reserved, set to 0 | Reference enable |

## APPLICATIONS INFORMATION

## POWER SUPPLY RECOMMENDATIONS

The following supplies typically power the AD5679R: $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and $V_{\text {LOGIC }}=1.8 \mathrm{~V}$.

The ADP7118 can be used to power the VDD pin. The ADP160 can be used to power the VLOGIC pin. Figure 52 shows this setup. The ADP7118 can operate from input voltages up to 20 V . The ADP160 can operate from input voltages up to 5.5 V .


Figure 52. Low Noise Power Solution for the AD5679R

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5679R is performed via a serial bus that uses a standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire or 4 -wire interface consisting of a clock signal, a data signal, and a synchronization signal. The device requires a 24-bit data-word with data valid on the rising edge of $\overline{\text { SYNC. }}$

## AD5679R TO ADSP-BF531 INTERFACE

The SPI interface of the AD5679R can connect to industrystandard DSPs and microcontrollers. Figure 53 shows the AD5679R connected to the Analog Devices Blackfin ${ }^{\circledR}$ DSP. The Blackfin has an integrated SPI port that can connect directly to the SPI pins of the AD5679R.


Figure 53. ADSP-BF531 Interface

## AD5679R TO SPORT INTERFACE

The Analog Devices ADSP-BF527 has one SPORT ${ }^{\circ}$ serial port. Figure 54 shows how a SPORT interface is used to control the AD5679R.


Figure 54. SPORT Interface

## LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the PCB on which the AD5679R is mounted so that the device lies on the analog plane.
The AD5679R must have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on each supply, located as close to the package as possible, ideally up against the device. The $10 \mu \mathrm{~F}$ capacitors are tantalum bead type. The $0.1 \mu \mathrm{~F}$ capacitors must have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

In systems where there are many devices on one board, it is often useful to provide some heat sinking capability to allow the power to dissipate easily.
The GND plane on the device can be increased (as shown in Figure 55) to provide a natural heat sinking effect.


Figure 55. Pad Connection to the Board

## GALVANICALLY ISOLATED INTERFACE

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. iCouplere ${ }^{\bullet}$ products from Analog Devices may provide voltage isolation greater than 2.5 kV . The serial loading structure of the AD5679R makes the device ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 56 shows a 4-channel isolated interface to the AD5679R using the ADuM1400. For further information, visit www.analog.com/icoupler.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 56. Isolated Interface

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VGGE
Figure 57. 28-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.95 mm Package Height (CP-28-9)
Dimensions shown in millimeters

| Model ${ }^{1,2,3}$ | Resolution | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| AD5679RBCPZ-1 | 16 bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead LFCSP | CP-28-9 |
| AD5679RBCPZ-1-RL7 | 16 bits | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead LFCSP | CP-28-9 |
| EVAL-AD5679RSDZ |  |  | AD5679R Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ The EVAL-SDP-CB1Z is used in conjunction with the EVAL-AD5679RSDZ.
${ }^{3}$ The EVAL-AD5679RSDZ is for the AD5679R DAC.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    ${ }^{1}$ DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band $=10 \mathrm{mV}$ and exists only when $V_{\text {REF }}=V_{D D}$ with gain $=1$, or when $V_{\text {REF }} / 2=$ $V_{D D}$ with gain $=2$. Linearity calculated using a reduced code range of 256 to 65,280.
    ${ }^{2} V_{D D}=5 \mathrm{~V}$. The device includes current limiting intended to protect the devices during temporary overload conditions. Junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) can be exceeded during current limit. Operation above the specified maximum operation junction temperature can impair device reliability.
    ${ }^{3}$ When drawing a load current at either rail, the output voltage headroom with respect to that rail is limited by the $25 \Omega$ typical channel resistance of the output devices. For example, when sinking 1 mA , the minimum output voltage $=25 \Omega \times 1 \mathrm{~mA}=25 \mathrm{mV}$.
    
    ${ }^{5}$ Initial accuracy presolder reflow is $\pm 750 \mu \mathrm{~V}$. Output voltage includes the effects of preconditioning drift. See the Internal Reference Setup section.
    ${ }^{6}$ Reference is trimmed and tested at two temperatures and is characterized from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{7}$ Voltage reference temperature coefficient is calculated as per the box method. See the Terminology section for further information.
    ${ }^{8}$ Interface inactive. All DACs active. DAC outputs unloaded.
    ${ }^{9}$ All DACs powered down.

[^1]:    ${ }^{1} \mathrm{X}$ means don't care

