## FEATURES

```
Dual 12-bit SAR ADC
Simultaneous sampling
Throughput rate: 5MSPS per channel
Specified for VDD at 2.5 V
No conversion latency
Power dissipation: 36 mW at 5 MSPS
On-chip reference: 2.048 V }\pm0.25%,6 ppm/ ' C C
Dual conversion with read
High speed serial interface: SPI-/QSPITM-/MICROWIRE'M-/DSP-
    compatible
-40}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to +125}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ operation
Available in a 16-lead TSSOP
```


## APPLICATIONS

Data acquisition systems
Motion control
I and Q demodulation

## GENERAL DESCRIPTION

The AD7356 is a dual, 12-bit, high speed, low power, successive approximation ADC that operates from a single 2.5 V power supply and features throughput rates up to 5 MSPS. The device contains two ADCs, each preceded by a low noise, wide bandwidth track-and-hold circuit that can handle input frequencies in excess of 110 MHz .

The conversionprocess and data acquisition use standard control inputs allowing for easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of $\overline{C S}$; a conversion is also initiated at this point. The conversion time is determined by the SCLK frequency.
The AD7356 uses advanced design techniques to achieve very low power dissipation at high throughput rates. With a 2.5 V supply and a 5 MSPS throughput rate, the part consumes typically 14 mA . The part also offers a flexible power/throughputrate management option.
The analog input range for the partis the differential common mode $\pm \mathrm{V}_{\text {REF }} / 2$. The AD 7356 has an on-chip 2.048 V reference that can be overdriven when an external reference is preferred.

The AD7356 is available in a 16-lead thin shrink small outline package (TSSOP).


## PRODUCT HIGHLIGHTS

1. Two Complete ADC Functions.

These functions allow simultaneous sampling and conversion of two channels. The conversion result of both channels is simultaneously available on separate data lines or in succession on one data line if only one serial port is available.
2. High Throughput with Low Power Consumption. The AD7356 offers a 5 MSPS throughput rate with 36 mW power consumption.
3. No Conversion Latency. The AD7356 features two standard successive approximation ADCs with accurate control of the sampling instant via a CS input and, once off, conversion control.

Table 1. Related Devices

| Generic | Resolution | Throughput | Analog Input |
| :--- | :--- | :--- | :--- |
| AD7352 | 12 -bit | 3 MSPS | Differential |
| AD7357 | 14 -bit | 4.25 MSPS | Differential |
| AD7266 | 12 -bit | 2 MSPS | Differential/single ended |
| AD7866 | 12 -bit | 1 MSSS | Single-ended |
| AD7366 | 12 -bit | 1 MSPS | Single-ended bipolar |
| AD7367 | 14 -bit | 1 MSPS | Single-ended bipolar |

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2008-2015 Analog Devices, Inc. All rights reserved. Technical Support

## AD7356

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  .1
General Description ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Specifications. ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. ..... 7
Typical Performance Characteristics .....  8
Terminology ..... 10
Theory of Operation. ..... 12
Circuit Information ..... 12
Converter Operation ..... 12
Analog Input Structure ..... 12
REVISION HISTORY
8/15-Rev. A to Rev. B
Changes to Figure 20 ..... 14
8/11-Rev. 0 to Rev. A
Added Applications Section. .....  1
Changes to Table 1 .....  .1
Changes to Figure 21 and Figure 22 ..... 14
Added Voltage Reference Section. ..... 14
Updated Outline Dimensions ..... 20
Analog Inputs ..... 13
Driving Differential Inputs ..... 13
Voltage Reference ..... 14
ADC Transfer Function ..... 14
Modes of Operation. ..... 15
Normal Mode ..... 15
Partial Power-Down Mode ..... 15
Full Power-Down Mode ..... 16
Power-Up Times ..... 17
Power vs. Throughput Rate. ..... 17
Serial Interface ..... 18
Application Hints. ..... 19
Grounding and Layout ..... 19
Evaluating the AD7356 Performance. ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 20

## 10/08-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {DRIVE }}=2.25 \mathrm{~V}$ to 3.6 V , internal reference $=2.048 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=80 \mathrm{MHz}, \mathrm{f}_{\text {SAMPLE }}=5 \mathrm{MSPS}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}{ }^{1}$, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  | $\mathrm{ff}_{\mathrm{IN}}=1 \mathrm{MHz}$ sine wave |
| Signal-to-Noise Ratio (SNR) ${ }^{2}$ | 70 | 71.5 |  | dB |  |
| Signal-to-(Noise and Distortion) (SINAD) ${ }^{2}$ | 69.5 | 71 |  | dB |  |
| Total Harmonic Distortion (THD) ${ }^{2}$ |  | -84 | -77.5 | dB |  |
| Spurious Free Dynamic Range (SFDR) ${ }^{2}$ |  | -85 | -78.5 | dB |  |
| Intermodulation Distortion (IMD) ${ }^{2}$ |  |  |  |  | $\mathrm{fa}=1 \mathrm{MHz}+50 \mathrm{kHz}, \mathrm{fb}=1 \mathrm{MHz}-50 \mathrm{KHz}$ |
| Second-Order Terms |  | -84 |  | dB |  |
| Third-Order Terms |  | -76 |  | dB |  |
| ADC-to-ADC Isolation ${ }^{2}$ |  | -100 |  | dB | $\mathrm{fiN}_{\text {IN }}=1 \mathrm{MHz}, \mathrm{f}_{\text {NOIISE }}=100 \mathrm{kHz}$ to 2.5 MHz |
| CMRR ${ }^{2}$ |  | -100 |  | dB | $\mathrm{f}_{\text {NOIISE }}=100 \mathrm{kHz}$ to 2.5 MHz |
| SAMPLE AND HOLD |  |  |  |  |  |
| Aperture Delay |  |  | 3.5 | ns |  |
| Aperture Delay Match |  |  | 40 | ps |  |
| Aperture Jitter |  | 16 |  | ps |  |
| Full Power Bandwidth |  |  |  |  |  |
| At 3 dB |  | 110 |  | MHz |  |
| At 0.1 dB |  | 77 |  | MHz |  |
| DC ACCURACY |  |  |  |  |  |
| Resolution | 12 |  |  | Bits | Guaranteed no missed codes to 12 bits |
| Integral Nonlinearity (INL) ${ }^{2}$ |  | $\pm 0.5$ | $\pm 1$ | LSB |  |
| Differential Nonlinearity (DNL) ${ }^{2}$ |  | $\pm 0.5$ | $\pm 0.99$ | LSB |  |
| Positive Full-Scale Error ${ }^{2}$ |  | $\pm 1$ | $\pm 6$ | LSB |  |
| Positive Full-Scale Error Match ${ }^{2}$ |  | $\pm 2$ | $\pm 8$ | LSB |  |
| Midscale Error ${ }^{2}$ |  | +5 | 0/+11 | LSB |  |
| Midscale Error Match ${ }^{2}$ |  | $\pm 2$ | $\pm 8$ | LSB |  |
| Negative Full-Scale Error ${ }^{2}$ |  | $\pm 1$ | $\pm 6$ | LSB |  |
| Negative Full-Scale Error Match ${ }^{2}$ |  | $\pm 2$ | $\pm 8$ | LSB |  |
| ANALOG INPUT |  |  |  |  |  |
| Fully Differential Input Range ( $\mathrm{V}_{\mathrm{IN}_{+} \text {and }} \mathrm{V}_{\mathrm{IN}_{-}}$) | 0.5 |  | $\mathrm{V}_{\mathrm{CM}} \pm \mathrm{V}_{\text {REF }} / 2$ | V | $\mathrm{V}_{\mathrm{CM}}=$ common-mode voltage, $\mathrm{V}_{\mathrm{IN}^{+}}$and $\mathrm{V}_{\text {IN }}$ - must remain within $G N D$ and $V_{D D}$ |
| Common-ModeVoltage Range |  |  | 1.9 | V | The voltage around which $\mathrm{V}_{\mathbb{N}_{+}}$and $\mathrm{V}_{\mathbb{N}-}$ are centered |
| DC Leakage Current |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{A}$ |  |
| Input Capacitance |  | 32 |  | pF | When in track mode |
|  |  | 8 |  | pF | When in hold mode |
| REFERENCE INPUT/OUTPUT |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ Input Voltage Range | $2.048+0.1$ |  | $V_{D D}$ | V |  |
| $V_{\text {REF }}$ Input Current |  | 0.3 | 0.45 | mA | When in reference overdrive mode |
| $V_{\text {ReF }}$ Output Voltage | 2.038 |  | 2.058 | V | $\begin{aligned} & 2.048 \mathrm{~V} \pm 0.5 \% \text { maximum at } \\ & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \% \end{aligned}$ |
|  | 2.043 |  | 2.053 | V | $2.048 \mathrm{~V} \pm 0.25 \%$ maximum at $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%$ and $25^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {REF }}$ Temperature Coefficient |  | 6 | 20 | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| $V_{\text {REF }}$ Long Term Stability |  | 100 |  | ppm | For 1000 hours |
| $\mathrm{V}_{\text {REF }}$ Thermal Hysteresis ${ }^{2}$ |  | 50 |  | ppm |  |
| $V_{\text {Ref }}$ Noise |  | 60 |  | $\mu \mathrm{V}$ rms |  |
| $\mathrm{V}_{\text {REF }}$ Output Impedance |  | 1 |  | $\Omega$ |  |



[^0]
## Data Sheet

TIMING SPECIFICATIONS
$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{DRIVE}}=2.25 \mathrm{~V}$ to 3.6 V , internal reference $=2.048 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ to $\mathrm{T}_{\mathrm{MIN}}{ }^{1}$, unless otherwise noted.
Table 3.

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {scık }}$ | 50 | kHz min |  |
|  | 80 | MHz max |  |
| $\mathrm{t}_{\text {convert }}$ | $\mathrm{t}_{2}+13 \times \mathrm{tscık}$ | ns max | $\mathrm{t}_{\text {cclk }}=1 / \mathrm{f}_{\text {ScLu }}$ |
| $\mathrm{t}_{\text {Quier }}$ | 5 | ns min | Minimum time between end of serial read and next falling edge of $\overline{C S}$ |
| $\mathrm{t}_{2}$ | 5 | ns min | $\overline{\mathrm{CS}}$ to SCLK setup time |
| $\mathrm{t}_{3}{ }^{2}$ | 6 | ns max | Delay from $\overline{C S}$ until SDATA ${ }_{A}$ and SDATA $_{B}$ are three-state disabled |
| $\mathrm{t}_{4}{ }^{2,3}$ |  |  | Data access time after SCLK falling edge |
|  | 12.5 | $n s$ max | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVE }}<2.25 \mathrm{~V}$ |
|  | 11 | ns max | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DRIIE }}<2.75 \mathrm{~V}$ |
|  | 9.5 | ns max | $2.75 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVE }}<3.3 \mathrm{~V}$ |
|  | 9 | $n \mathrm{n}$ max | $3.3 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVE }} \leq 3.6 \mathrm{~V}$ |
| $\mathrm{t}_{5}$ | 5 | $n s$ min | SCLK low pulse width |
| $\mathrm{t}_{6}$ | 5 | $n s$ min | SCLK high pulse width |
| $\mathrm{t}_{7}{ }^{2}$ | 3.5 | $n \mathrm{n}$ min | SCLK to data valid hold time |
| $\mathrm{t}_{8}{ }^{2}$ | 9.5 | ns max | $\overline{\mathrm{CS}}$ rising edge to SDATA $_{A}$, SDATA $_{B}$ high impedance |
| $\mathrm{t}_{9}$ | 5 | $n s$ min | $\overline{C S}$ rising edge to falling edge pulse width |
| $\mathrm{t}_{10}{ }^{2}$ | 4.5 | $n s$ min | SCLK falling edge to SDATA ${ }_{A}$, SDATA $_{\text {B }}$ high impedance |
|  | 9.5 | ns max | SCLK falling edge to SDATA $_{A}$, SDATA $^{\text {a }}$ high impedance |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to AGND, DGND, REFGND | -0.3 V to +3 V |
| $V_{\text {DRIVE }}$ to AGND, DGND, REFGND | -0.3 V to +5 V |
| $V_{\text {DD }}$ to $\mathrm{V}_{\text {DRIVE }}$ | -5 V to +3V |
| AGND to DGND to REFGND | -0.3 V to +0.3 V |
| Analog Input Voltages ${ }^{1}$ to AGND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltages ${ }^{2}$ to DGND | -0.3 V to $\mathrm{V}_{\text {drie }}+0.3 \mathrm{~V}$ |
| Digital Output Voltages ${ }^{3}$ to DGND | -0.3 V to $\mathrm{V}_{\text {drie }}+0.3 \mathrm{~V}$ |
| Input Currentto Any Pin ExceptSupply Pins ${ }^{4}$ | $\pm 10 \mathrm{~mA}$ |
| Operating Temperature Range |  |
| Y Grade | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| B Grade | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| TSSOP |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $143^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ Thermal Impedance | $45^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| Reflow Temperature ( 10 sec to 30 sec ) | $255^{\circ} \mathrm{C}$ |
| ESD | 1.5 kV |

[^2]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditionsfor extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1,2 | $\mathrm{V}_{\text {INA+, }} \mathrm{V}_{\text {INA- }}$ | Analog Inputs of ADC A. These analog inputs form a fully differential pair. |
| 3,6 | $\mathrm{REF}_{\text {A }}, \mathrm{REF}_{B}$ | Reference Decoupling Capacitor Pins. Decoupling capacitors are connected between these pins and the REFGND pin to decouple the reference buffer for each respective ADC. It is recommended to decouple each reference pin with a $10 \mu \mathrm{~F}$ capacitor. Provided the output is buffered, the on-chip reference can be taken from these pins and applied externally to the rest of the system. The nominal internal reference voltage is 2.048 V and appears at these pins. These pins can also be overdriven by an external reference. The input voltage range for the external reference is $2.048 \mathrm{~V}+100 \mathrm{mV}$ to V D . |
| 4 | REFGND | Reference Ground. This is the ground reference point for the reference circuitry on the AD7356. Refer any external reference signal to this REFGND voltage. Decoupling capacitors must be placed between this pin and the $\mathrm{REF}_{\mathrm{A}}$ and $\mathrm{REF}_{\mathrm{B}}$ pins. Connect the REFGND pin to the AGND plane of a system. |
| 5,11 | AGND | Analog Ground. This is the ground reference point forall analog circuitry on the AD7356. All analog input signals should be referred to this AGND voltage. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 7,8 | $\mathrm{V}_{\text {INB-, }} \mathrm{V}_{\text {INB+ }}$ | Analog Inputs of ADC B. These analog inputs form a fully differential pair. |
| 9 | $V_{D D}$ | Power Supply Input. The $V_{D D}$ range for the AD7356 is $2.5 \mathrm{~V} \pm 10 \%$. Decouple the supply to AGND with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $10 \mu \mathrm{~F}$ tantalum capacitor. |
| 10 | $\overline{C S}$ | Chip Select. Active low logic input. This input provides the dual functions of initiating conversions on the AD7356 and framing the serial data transfer. |
| 12 | DGND | Digital Ground. This is the ground reference point for all digital circuitry on the AD7356. Connect this pin to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 13, 14 | $\mathrm{SDATA}_{B}$, SDATA $_{A}$ | Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. To access the 12 bits of data from the AD7356, 14 SCLK falling edges are required. The data simultaneously appears on both data output pinsfrom the simultaneous conversions of both ADCs. The data stream consists of two leading zeros followed by the 12 bits of conversion data. The data is provided MSB first. If $\overline{C S}$ is held low for 16 SCLK cycles rather than 14 on the AD7356, then two trailing zeros appear after the 12 bits of data. If $\overline{C S}$ is held low for a further 16 SCLK cycles on either SDATA $A_{A}$ or SDATA $_{B}$, the data from the other ADC follows on the SDATA pins. This allows data from a simultaneous conversion on both $A D C$ s to be gathered in serial format on either SDATA $A_{A}$ or SDATA ${ }_{B}$. |
| 15 | SCLK | Serial Clock. Logic input. A serial clock input provides the serial clock for accessing the data from the AD7356. This clock is also used as the clock source for the conversion process. |
| 16 | $V_{\text {drive }}$ | Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. The voltage at this pin may be different than the voltage at $\mathrm{V}_{\text {DD }}$. The $\mathrm{V}_{\text {DRNE }}$ Supply should be decoupled to DGND with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $10 \mu \mathrm{~F}$ tantalum capacitor. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Typical FFT


Figure 4. Typical DNL Error


Figure 5. Typical INL Error


Figure 6. Histogram of Codes for 65,000 Samples


Figure 7. SNR vs. Analog Input Frequency


Figure 8. PSRR vs. Supply Ripple Frequency with No Supply Decoupling


Figure 9. VREF Vs. Reference Output Current Drive


Figure 10. Linearity Error vs. SCLK Frequency


Figure 11. Linearity Error vs. External $V_{\text {REF }}$


Figure 12. Access Time vs. VDRIVE


Figure 13. Hold Time vs. VDRIve

## TERMINOLOGY

## Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale (1 LSB below the first code transition) and full scale (1 LSB above the last code transition).

## Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Negative Full-Scale Error

Negative full-scale error is the deviation of the first code transition ( $00 \ldots 000$ ) to ( $00 \ldots 001$ ) from the ideal (that is, $\left.-\mathrm{V}_{\text {REF }}+0.5 \mathrm{LSB}\right)$ after the midscale error hasbeen adjusted out.

## Negative Full-Scale Error Match

Negative full-scale error match is the difference in negative fullscale error between the two ADCs.

## Midscale Error

Midscale error is the deviation of the midscale code transition ( $011 \ldots$ 111) to ( $100 \ldots 000$ ) from the ideal (that is, 0 V ).

## Midscale Error Match

Midscale error match is the difference in midscale error between the two ADCs.

## Positive Full-Scale Error

Positive full-scale error is the deviation of the last code transition (111 ... 110) to (111 ... 111) from the ideal (that is, $\mathrm{V}_{\text {REF }}-1.5 \mathrm{LSB}$ ) after the midscale error has been adjusted out.

## Positive Full-Scale Error Match

Positive full-scale error match is the difference in positive fullscale error between the two ADCs.

## ADC-to-ADC Isolation

ADC-to-ADC isolation is a measure of the level of crosstalk between ADC A and ADC B. It is measured byapplying a fullscale 1 MHz sine wave signal to one of the two ADCs and applying a full-scale signal of variable frequency to the other ADC . The ADC-to-ADC isolationis defined as the ratio of the power of the 1 MHz signal on the converted ADC to the power of the noise signal on the other ADC that appears in the FFT. The noise frequency on the unselected channel varies from 100 kHz to 2.5 MHz .

## Power Supply Rejection Ratio (PSRR)

PSRR is defined as the ratio of the power in the ADC output at full-scale frequency, $f$, to the power of a 100 mV p-p sine wave applied to the $A D C V_{D D}$ supply of frequency, $\mathrm{f}_{\mathrm{s}}$. The frequency of the input varies from 5 kHz to 25 MHz .

$$
\operatorname{PSRR}(\mathrm{dB})=10 \log \left(P f / P f_{s}\right)
$$

where:
$P f$ is the power at frequency, f , in the ADC output.
$P f_{s}$ is the power at frequency, $\mathrm{f}_{\mathrm{s}}$, in the ADC output.

## Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the power in the ADC output at full-scale frequency, f , to the power of a 100 mV p-p sine wave applied to the common-mode voltage of $\mathrm{V}_{\mathrm{IN}+}$ and $\mathrm{V}_{\mathrm{IN}-}$ of frequency, $\mathrm{f}_{\mathrm{s}}$.

$$
C M R R(\mathrm{~dB})=10 \log \left(P f / P f_{s}\right)
$$

where:
$P f$ is the power at frequency ( f ) in the ADC output.
$P f_{s}$ is the power at frequency $\left(\mathrm{f}_{\mathrm{s}}\right)$ in the ADC output.

## Track-and-Hold Acquisition Time

The track-and-hold amplifier returns to track mode at the end of a conversion. The track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within $\pm 0.5 \mathrm{LSB}$, after the end of a conversion.

## Signal-to-(Noise and Distortion) Ratio (SINAD)

SINAD is the measured ratio of signal-to-(noise and distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency $\left(\mathrm{f}_{\mathrm{s}} / 2\right)$, excluding dc . The ratio is dependent on the number of quantizationlevels in the digitization process; the more levels, the smaller the quantization noise.
The theoretical SINAD for an ideal N-bit converter with a sine wave input is given by

$$
S I N A D=(6.02 N+1.76) \mathrm{dB}
$$

Thus, for a 12-bit converter, SINAD is 74 dB and for a 14 -bit converter, SINAD is 86 dB .

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7356, it is defined as

$$
T H D(\mathrm{~dB})=-20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}{ }^{2}}}{V_{1}}
$$

where:
$V_{1}$ is the rms amplitude of the fundamental.
$V_{2}, V_{3}, V_{4}, V_{5}$, and $V_{6}$ are the rms amplitudes of the second through the sixth harmonics.

## Spurious Free Dynamic Range (SFDR)

SFDR is the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{f}_{\mathrm{s}} / 2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

## Intermodulation Distortion (IMD)

With inputs consisting of sine waves at two frequencies, fa and fb , any active device with nonlinearities creates distortion products at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3$, and so on. Intermodulation distortion terms are those for which neither $m$ nor $n$ is equal to zero. For example, the second-ordertermsinclude ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ), while the third-ordertermsinclude $(2 \mathrm{fa}+\mathrm{fb}),(2 \mathrm{fa}-\mathrm{fb}),(\mathrm{fa}+2 \mathrm{fb})$, and (fa-2fb).

The AD7356 is tested using the CCIF standard where two input frequencies near the top end of the inputbandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves and the third-order terms are usually at a frequency close to the input frequencies. As a result, the second-and third-order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels.

## Thermal Hysteresis

Thermal hysteresis is defined as the absolute maximum change of reference output voltage after the device is cycled through temperature from either

$$
\begin{aligned}
& T_{-} H Y S+=+25^{\circ} \mathrm{C} \text { to } T_{M A X} \text { to }+25^{\circ} \mathrm{C} \\
& T_{-} H Y S-=+25^{\circ} \mathrm{C} \text { to } T_{M I N} \text { to }+25^{\circ} \mathrm{C}
\end{aligned}
$$

Thermal hysteresis is expressed in ppm using the following equation:

$$
V_{H Y S}(\mathrm{ppm})=\left|\frac{V_{R E F}\left(25^{\circ} \mathrm{C}\right)-V_{R E F}\left(T_{-} H Y S\right)}{V_{R E F}\left(25^{\circ} \mathrm{C}\right)}\right| \times 10^{6}
$$

where:
$V_{\text {REF }}\left(25^{\circ} \mathrm{C}\right)$ is $\mathrm{V}_{\text {REF }}$ at $25^{\circ} \mathrm{C}$.
$V_{\text {REF }}\left(T_{-} H Y S\right)$ is the maximum change of $\mathrm{V}_{\text {REF }}$ at $\mathrm{T}_{-} \mathrm{HYS}+$ or T_HYS-.

## THEORY OF OPERATION

## CIRCUIT INFORMATION

The AD7356 is a high speed, dual, 12-bit, single-supply, successive approximation analog-to-digital converter (ADC). The device operates from a 2.5 V power supply and features throughput rates of up to 5 MSPS.
The AD7356 contains two on-chip differential track-and-hold amplifiers, two successive approximation ADCs, and a serial interface with two separate data output pins. The part is housed in a 16-lead TSSOP, offering the user considerable space-saving advantages over alternative solutions.
The serial clock input accesses data from the part but also provides the clock source for each successive approximation ADC. The AD7356 has an on-chip 2.048 V reference. If an external reference is desired the internal reference can be overdriven with a reference value ranging from $(2.048 \mathrm{~V}+100 \mathrm{mV})$ to $\mathrm{V}_{\mathrm{DD}}$. If the internal reference is to be used elsewhere in the system, then the reference output needs to be buffered first. The differential analog input range for the $A D 7356$ is $V_{C M} \pm V_{\text {REF }} / 2$.
The AD7356 features power-down options to allow power saving between conversions. The power-down feature is implemented via the standard serial interface, as described in the Modes of Operation section.

## CONVERTER OPERATION

The AD7356 has two successive approximation ADCs, each based around two capacitive DACs. Figure 14 and Figure 15 show simplified schematics of one of these ADCs in acquisition and conversion phase. The ADC comprises a control logic, a SAR, and two capacitive DACs. In Figure 14 (the acquisition phase), SW3 is closed, SW1 and SW2 are in Position A, the comparator is held in a balanced condition, and the sampling capacitor arrays acquire the differential signal on the input.


Figure 14. ADC Acquisition Phase

When the ADC starts a conversion (see Figure 15), SW3 opens and SW1 and SW2 move to Position B, causing the comparator to become unbalanced. Both inputs are disconnected once the conversion begins. The control logic and charge redistribution DACs are used to add and subtract fixed amounts of charge from the sampling capacitor arrays to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. The output impedances of the sources driving the $\mathrm{V}_{\text {IN+ }}$ and $\mathrm{V}_{\text {IN- }}$ pins must be matched; otherwise, the two inputs may have different settling times, resulting in errors.


Figure 15. ADC Conversion Phase

## ANALOG INPUT STRUCTURE

Figure 16 shows the equivalent circuit of the analog input structure of the AD7356. The four diodes provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signals never exceed the supply rails by more than 300 mV . This causes these diodes to become forward biased and start conducting into the substrate. These diodes can conduct up to 10 mA without causing irreversible damage to the part.
The C 1 capacitors in Figure 16 are typically 8 pF and can primarily be attributed to pin capacitance. The R 1 resistors are lumped components made up of the on resistance of the switches. The value of these resistors is typically about $30 \Omega$. The C2 capacitors are the sampling capacitors of the ADC with a capacitance of 32 pF typically.


Figure 16. Equivalent Analog Input Circuit, Conversion Phase-Switches Open, Track Phase—Switches Closed

For ac applications, removing high frequency components from the analog input signal is recommended by the use of an RC low-pass filter on the analog input pins. In applications where harmonic distortion and signal-to-noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC and may necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application.

When no amplifier is used to drive the analog input, limit the source impedance to low values. The maximum source impedance depends on the amount of THD that can be tolerated. THD increases as the source impedance increases and performance degrades. Figure 17 shows a graph of the THD vs. the analog input signal frequency for different source impedances.


Figure 17. THD vs. Analog Input Signal Frequency for Various Source Impedances
Figure 18 shows a graph of the THD vs. the analog input frequency while sampling at 5 MSPS. In this case, the source impedance is $33 \Omega$.


Figure 18. THD vs. Analog Input Frequency

## ANALOG INPUTS

Differential signals have some benefits over single-ended signals, including noise immunity based on the devices commonmode rejection and improvements in distortion performance. Figure 19 defines the fully differential input of the AD7356.


Figure 19. Differential Input Definition
The amplitude of the differential signal is the difference between the signals applied to the $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ pins in each differential pair $\left(\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }}\right)$. $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ should be simultaneously driven by two signals each of amplitude $\left(V_{\text {REF }}\right)$ that are $180^{\circ}$ out of phase. This amplitude of the differential signal is, therefore, $-\mathrm{V}_{\text {REF }}$ to $+V_{\text {ReF }}$ peak-to-peak regardless of the common mode (CM).

CM is the average of the two signals and is, therefore, the voltage on which the two inputs are centered.

$$
C M=\left(V_{I N+}+V_{I N-}\right) / 2
$$

This results in the span of each input being $\mathrm{CM} \pm \mathrm{V}_{\mathrm{ref}} / 2$. This voltage has to be set up externally. When setting up the CM, ensure that $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN }-}$ remain within GND/V $\mathrm{V}_{\mathrm{DD}}$. When a conversion takes place, CM is rejected, resulting in a virtually noise-free signal of amplitude, $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$, corresponding to the digital codes of 0 to 4095 for the AD7356.

## DRIVING DIFFERENTIAL INPUTS

Differential operation requires $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\mathrm{IN}-}$ to be driven simultaneously with two equal signals that are $180^{\circ}$ out of phase. Because not all applications have a signal preconditioned for differential operation, there is often a need to perform a single-ended-to-differential conversion.

## Differential Amplifier

An ideal method of applying differential drive to the AD7356 is to use a differential amplifier such as the AD8138. This device can be used as a single-ended-to-differential amplifier or as a differential-to-differential amplifier. The AD8138 also provides common-mode level shifting. Figure 20 shows how the AD8138 can be used as a single-ended-to-differential amplifier. The positive and negative outputs of the AD8138 are connected to the respective inputs on the ADC via a pair of series resistors to minimize the effects of switched capacitance on the front end of the ADC. The architecture of the AD8138 results in outputs that are very highly balanced over a wide frequency range without requiring tightly matched external components.

*MOUNT AS CLOSE TO THE AD7356 AS POSSIBLE.
$\mathbf{R}_{\mathrm{S}}=33 \Omega ; \mathrm{R}_{\mathrm{G}} 1=\mathbf{R}_{\mathrm{G}} 2=\mathrm{R}_{\mathrm{F}} 1=\mathbf{R}_{\mathrm{F}} 2=499 \Omega$
$\mathrm{C}_{\mathrm{F}} 1=\mathrm{C}_{\mathrm{F}} 2=39 \mathrm{pF}$
Figure 20. Using the AD8138 as a Single-Ended-to-Differential Amplifier
If the analog inputs source being used has zero impedance, all four resistors ( $\mathrm{R}_{\mathrm{G}} 1, \mathrm{R}_{\mathrm{G}} 2, \mathrm{R}_{\mathrm{F}} 1$, and $\mathrm{R}_{\mathrm{F}} 2$ ) should be the same value as each other. If the source has a $50 \Omega$ impedance and a $50 \Omega$ termination, for example, increase the value of $\mathrm{R}_{\mathrm{G}} 2$ by $25 \Omega$ to balance this parallel impedance on the input and thus ensure that both the positive and negative analog inputs have the same gain. The outputs of the amplifier are perfectly matched balanced differential outputs of identical amplitude, and are exactly $180^{\circ}$ out of phase.

## Op Amp Pair

An op amp pair can be used to directly couple a differential signal to one of the analog input pairs of the AD7356. The circuit configurations shown in Figure 21 and Figure 22 show how an op amp pair can be used to convert a single-ended signal into a differential signal for a bipolar and unipolar input signal, respectively.

The voltage applied to Point A sets up the common-mode voltage. In both diagrams, it is connected in some way to the reference. The AD8022 is a suitable dual op amp that can be used in this configuration to provide differential drive to the AD7356.


Figure 21. Dual Op Amp Circuit to Convert a Single-Ended Unipolar Signal into a Differential Signal

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 22. Dual Op Amp Circuit to Convert a Single-Ended Bipolar Signal into a Differential Unipolar Signal

## VOLTAGE REFERENCE

The AD7356 allows the choice of a very low temperature drift internal voltage reference or an external reference. The internal 2.048 V reference of the AD7356 provides excellent performance and can be used in almost all applications. When the internal reference is used, the reference voltage is present on the $\mathrm{REF}_{\mathrm{A}}$ and $\mathrm{REF}_{\mathrm{B}}$ pins. These pins should be decoupled to REFGND with $10 \mu \mathrm{~F}$ capacitors. The internal reference voltage can be used elsewhere in the system, provided it is buffered externally.
The $\mathrm{REF}_{\mathrm{A}}$ and $\mathrm{REF}_{\mathrm{B}}$ pins can also be overdriven with an external voltage reference if desired. The applied reference voltage can range from $2.048 \mathrm{~V}+100 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DD}}$. A common choice is to use an external 2.5 V reference such as the ADR441 or ADR431.

## ADC TRANSFER FUNCTION

The output coding for the AD7356 is straight binary. The designed code transitions occur at successive LSB values (1 LSB, 2 LSBs, and so on). The LSB size is $\left(2 \times \mathrm{V}_{\mathrm{Ref}}\right) / 4096$. The ideal transfer characteristic of the AD7356 is shown in Figure 23.


Figure 23. AD7356 Ideal Transfer Characteristic

## MODES OF OPERATION

The mode of operation of the AD7356 is selected by controlling the logic state of the $\overline{\mathrm{CS}}$ signal during a conversion. There are three possible modes of operation: normal mode, partial powerdown mode, and full power-down mode. After a conversion is initiated, the point at which $\overline{\mathrm{CS}}$ is pulled high determines which power-down mode, if any, the device enters. Similarly, if already in a power-down mode, $\overline{\mathrm{CS}}$ can control whether the device returns to normal operation or remains in a power-down mode.
These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for the differing application requirements.

## NORMAL MODE

Normal mode is intended for applications needing the fastest throughput rates because the user does not have to worry about any power-up times because the AD7356 remains fully powered at all times. Figure 24 shows the general diagram of the operation of the AD7356 in normal mode.


Figure 24. Normal Mode Operation
The conversion is initiated on the falling edge of $\overline{\mathrm{CS}}$, as described in the Serial Interface section. To ensure that the part remains fully powered up at all times, $\overline{\mathrm{CS}}$ must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of $\overline{\mathrm{CS}}$. If $\overline{\mathrm{CS}}$ is brought high any time after the $10^{\text {th }}$ SCLK falling edge but before the $14^{\text {th }}$ SCLK falling edge, the part remains powered up; however, the conversion is terminated and SDATA $_{A}$ and SDATA $_{B}$ go back into three-state. To complete the conversion and access the conversion result for the AD7356, 14 serial clock cycles are required. The SDATA lines do not return to threestate after 14 SCLK cycles have elapsed but instead do so when $\overline{\mathrm{CS}}$ is brought high again. If $\overline{\mathrm{CS}}$ is left low for another two SCLK cycles, two trailing zeros are clocked out after the data. If $\overline{\mathrm{CS}}$ is left low for a further 14 SCLK cycles, the result for the other ADC on board is also accessed on the same SDATA line (see Figure 31 and the Serial Interface section).
Once 32 SCLK cycles have elapsed, the SDATA line returns to three-state on the $32^{\text {nd }}$ SCLK falling edge. If $\overline{\mathrm{CS}}$ is brought high prior to this, the SDATA line returns to three-state at that point. Thus, $\overline{\mathrm{CS}}$ may idle low after 32 SCLK cycles until it is brought high again sometime prior to the next conversion. The bus still returns to three-state upon completion of the dual result read.

When a data transfer is complete and SDATA $A$ and SDATA $_{B}$ have returned to three-state, another conversion can be initiated after the quiet time, tquiet, has elapsed by bringing $\overline{\mathrm{CS}}$ low again (assuming the required acquisition time has been allowed).

## PARTIAL POWER-DOWN MODE

Partial power-down mode is intended for use in applications in which slower throughput rates are required. Either the ADC is powered down between each conversion or a series of conversions can be performed at a high throughput rate and the ADC is then powered down between these bursts of several conversions. It is recommended that the AD7356 not remain in partial powerdown mode for longer than $100 \mu \mathrm{~s}$. When the AD7356 is in partial power-down, all analog circuitry is powered down except for the on-chip reference and reference buffers.
To enter partial power-down mode, the conversion process must be interrupted by bringing $\overline{\mathrm{CS}}$ high any time after the second falling edge of SCLK and before the $10^{\text {th }}$ falling edge of SCLK, as shown in Figure 25. When $\overline{\mathrm{CS}}$ has been brought high in this window of SCLKs, the part enters partial power-down, the conversion that was initiated by the falling edge of $\overline{\mathrm{CS}}$ is terminated, and SDATA $A_{A}$ and SDATA $_{B}$ go back into three-state. If $\overline{\mathrm{CS}}$ is brought high before the second SCLK falling edge, the part remains in normal mode and does not power down. This avoids accidental power-down due to glitches on the $\overline{\mathrm{CS}}$ line.


Figure 25. Entering Partial Power-Down Mode
To exit this mode of operation and power up the AD7356 again, perform a dummy conversion. On the falling edge of $\overline{\mathrm{CS}}$, the device begins to power up, and continues to power up as long as $\overline{\mathrm{CS}}$ is held low until after the falling edge of the $10^{\text {th }}$ SCLK. The device is fully powered up after approximately 200 ns have elapsed (or one full conversion) and valid data results from the next conversion, as shown in Figure 26. If $\overline{\mathrm{CS}}$ is brought high before the second falling edge of SCLK, the AD7356 again goes into partial power-down. This avoids accidental power-up due to glitches on the $\overline{\mathrm{CS}}$ line. Although the device may begin to power up on the falling edge of $\overline{C S}$, it powers down again on the rising edge of $\overline{\mathrm{CS}}$. If the AD7356 is already in partial power-down mode and $\overline{\mathrm{CS}}$ is brought high between the second and $10^{\text {th }}$ falling edges of SCLK, the device enters full power-down mode.

## FULL POWER-DOWN MODE

Full power-down mode is intended for use in applications where throughput rates slower than those in partial power-down mode are required because power-up from a full power-down takes substantially longer than that from a partial power-down. This mode is more suited to applications in which a series of conversions performed at a relatively high throughput rate are followed by a long period of inactivity and, thus, power-down. When the AD7356 is in full power-down mode, all analog circuitry is powered down including the on-chip reference and reference buffers. Full power-down mode is entered in a similar way as partial power-down mode, except that the timing sequence shown in Figure 25 must be executed twice. The conversion process must be interrupted in a similar fashion by bringing $\overline{\mathrm{CS}}$ high anywhere after the second falling edge of SCLK and before the $10^{\text {th }}$ falling edge of SCLK. The device enters partial power-down mode at this point.

To reach full power-down, the next conversion cycle must be interrupted in the same way, as shown in Figure 27. When $\overline{\mathrm{CS}}$ is brought high in this window of SCLKs, the part fully powers down.
Note that it is not necessary to complete the 14 or 16 SCLKs once $\overline{\mathrm{CS}}$ has been brought high to enter a power-down mode.

To exit full power-down mode and power-up the AD7356, perform a dummy conversion, similar to powering up from partial powerdown. On the falling edge of $\overline{\mathrm{CS}}$, the device begins to power up as long as $\overline{\mathrm{CS}}$ is held low until after the falling edge of the $10^{\text {th }}$ SCLK. The required power-up time must elapse before a conversion can be initiated, as shown in Figure 28.


Figure 26. Exiting Partial Power-Down Mode


Figure 27. Entering Full Power-Down Mode


Figure 28. Exiting Full Power-Down Mode

## POWER-UP TIMES

The AD7356 has two power-down modes: partial power-down and full power-down, which are described in detail in the Normal Mode, Partial Power-Down Mode, and Full Power-Down Mode sections. This section deals with the power-up time required when coming out of any of these modes. Note that the recommended decoupling capacitors must be in place on the $\mathrm{REF}_{\mathrm{A}}$ and $\mathrm{REF}_{\mathrm{B}}$ pins for the power-up times to apply.
To power up from partial power-down mode, one dummy cycle is required. The device is fully powered up after approximately 200 ns have elapsed from the falling edge of $\overline{\mathrm{CS}}$. When the partial power-up time has elapsed, the ADC is fully powered up, and the input signal is acquired properly. The quiet time, $t_{\text {Quiet, }}$ must still be allowed from the point where the bus goes back into three-state after the dummy conversion to the next falling edge of $\overline{\mathrm{CS}}$.
To power up from full power-down mode, approximately 6 ms should be allowed from the falling edge of $\overline{C S}$, shown in Figure 28 as tpower-up2.

Note that during power-up from partial power-down mode, the track-and-hold, which is in hold mode while the part is powered down, returns to track mode after the first SCLK edge that the part receives after the falling edge of $\overline{\mathrm{CS}}$.
When power supplies are first applied to the AD7356, the ADC can power up in either of the power-down modes or in normal mode. Because of this, it is best to allow a dummy cycle to elapse to ensure that the part is fully powered up before attempting a valid conversion. Likewise, if the part is to be kept in partial power-down mode immediately after the supplies are applied, then two dummy cycles must be initiated. The first dummy cycle must hold $\overline{\mathrm{CS}}$ low until after the $10^{\text {th }}$ SCLK falling edge; in the second cycle, $\overline{\mathrm{CS}}$ must be brought high between the second and $10^{\text {th }}$ SCLK falling edges (see Figure 25).

Alternatively, if the part is to be placed into full power-down mode when the supplies are applied, three dummy cycles must be initiated. The first dummy cycle must hold $\overline{\mathrm{CS}}$ low until after the $10^{\text {th }}$ SCLK falling edge; the second and third dummy cycles place the part into full power-down mode (see Figure 27 and the Modes of Operation section).

## POWER vs. THROUGHPUT RATE

The power consumption of the AD7356 varies with the throughput rate. When using very slow throughput rates and as fast an SCLK frequency as possible, the various power-down options can be used to make significant power savings. However, the AD7356 quiescent current is low enough that even without using the power-down options, there is a noticeable variation in power consumption with sampling rate. This is true whether a fixed SCLK value is used or it is scaled with the sampling rate. Figure 29 shows a plot of power vs. throughput rate when operating in normal mode for a fixed maximum SCLK frequency and a SCLK frequency that scales with the sampling rate. The internal reference was used for Figure 29.


Figure 29. Power vs. Throughput Rate

## SERIAL INTERFACE

Figure 30 shows the detailed timing diagram for serial interfacing to the AD7356. The serial clock provides the conversion clock and controls the transfer of information from the AD7356 during conversion.
The $\overline{\mathrm{CS}}$ signal initiates the data transfer and conversion process. The falling edge of $\overline{\mathrm{CS}}$ puts the track and hold into hold mode, at which point the analog input is sampled and the bus is taken out of three-state. The conversion is also initiated at this point and requires a minimum of 14 SCLKs to complete. When 13 SCLK falling edges have elapsed, the track and hold goes back into track on the next SCLK rising edge, as shown in Figure 30 at Point B. If a 16-bit data transfer is used on the AD7356, then two trailing zeros appear after the final LSB. On the rising edge of $\overline{C S}$, the conversion is terminated and SDATA $A$ and SDATA ${ }_{B}$ go back into three-state. If $\overline{\mathrm{CS}}$ is not brought high, but is instead held low for an additional 14 SCLK cycles, the data from the conversion on ADC B is output on SDATA $_{A}$ (see Figure 31). Likewise, the data from the conversion on ADC A is output on SDATA ${ }^{\text {. In }}$. In this case, the SDATA line in use goes back into three-state on the $32^{\text {nd }}$ SCLK falling edge or the rising edge of $\overline{\mathrm{CS}}$, whichever occurs first.

A minimum of 14 serial clock cycles is required to perform the conversion process and to access data from one conversion on either data line of the AD7356. $\overline{\mathrm{CS}}$ falling low provides the leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges, beginning with a second leading zero. Thus, the first falling clock edge on the serial clock has the leading zero provided and also clocks out the second leading zero. The 12-bit result then follows with the final bit in the data transfer and is valid on the $14^{\text {th }}$ falling edge (having been clocked out on the previous ( $13^{\text {th }}$ ) falling edge). In applications with a slower SCLK, it may be possible to read in data on each SCLK rising edge depending on the SCLK frequency. With a slower SCLK, the first rising edge, of SCLK after the $\overline{\mathrm{CS}}$ falling edge has the second leading zero provided, and the $13^{\text {th }}$ rising SCLK edge has DB0 provided.


Figure 30. Serial Interface Timing Diagram


Figure 31. Reading Data from Both ADCs on One SDATA Line with 32 SCLKs

## APPLICATION HINTS

## GROUNDING AND LAYOUT

The analog and digital supplies to the AD7356 are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. Design the printed circuit board (PCB) that houses the AD7356 so that the analog and digital sections are separated and confined to certain areas of the board. This design facilitates the use of ground planes that can be easily separated.
To provide optimum shielding for ground planes, a minimum etch technique is generally best. Sink the two AGND pins of the AD7356 in the AGND plane, and sink the REFGND pin in the AGND plane. Digital and analog ground planes must be joined in only one place.If the AD7356is in a system in which multiple devices require an AGND and DGND connection, the connection must still be made at one point only, a star ground point that must be established as close as possible to the ground pins on the AD7356.
Avoid running digital lines under the device because this couples noise onto the die. Allow the analog ground planes to run under the AD7356 to avoid noise coupling. The power supply lines to the AD7356 should use aslarge a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

To avoid radiating noise to other sections of the board, shield fast switching signals such as clocks, with digital ground; and never run clock signals near the analog inputs. Avoid crossover of digital and analog signals. To reduce the effects of feedthrough within the board, traces on opposite sides of the board should
run at right angles to each other. A microstrip technique is the best methodbut is notalways possible with a double sided board. In this technique, the component side of the board is dedicated to ground planes and signals are placed on the solder side.
Good decoupling is important; decouple all supplies with $10 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ capacitors to GND. To achieve the best results from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. The $0.1 \mu \mathrm{~F}$ capacitor, (including the common ceramic types or surface-mounttypes) should have low effective series resistance (ESR) and effective series inductance (ESI). These lowESR and ESI capacitors provide a lowimpedance path to ground at high frequencies to handle transient currents due to logic switching.

## EVALUATING THE AD7356 PERFORMANCE

The recommended layout for the AD7356 is outlined in the EVAL-AD7356EDZ documentation. The EVAL-AD7356EDZ package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the converter evaluation and development board (CED).
The CED canbe used in conjunction with the EVAL-AD7356EDZ (as well as many other evaluation boards ending in the ED designator from Analog Devices, Inc.) to demonstrate/evaluate the ac and dc performance of the AD7356.
The software allows the user to perform ac (fast Fourier transform) and dc (linearity) tests on the AD7356. The software and documentationare on a CD shipped with the EVAL-AD7356EDZ.

## OUTLINE DIMENSIONS



Figure 32. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1,2,3}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD7356BRUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD7356BRUZ-500RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD7356BRUZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD7356YRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD7356YRUZ-500RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| AD7356YRUZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| EVAL-AD7356EDZ |  | Evaluation Board |  |
| EVAL-CED1Z |  | Converter Evaluation and Development Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ The EVAL-AD7356EDZevaluation board can be used as a stan dalone evaluation board or in conjunction with the EVAL-CED1Z board for evaluation/demonstration purposes.
${ }^{3}$ The EVAL-CED1Z evaluation board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the ED designator.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    ${ }^{1}$ Temperature ranges are as follows: Y Grade: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; B Grade: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ See the Terminology section.
    ${ }^{3}$ Current and power typical specifications are based on results with $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ and $\mathrm{V}_{\text {DRNE }}=3.0 \mathrm{~V}$.
    ${ }^{4} I_{\text {Total }}$ is the total current flowing in $V_{D D}$ and $V_{\text {DRVE }}$.

[^1]:    ${ }^{1}$ Temperature ranges are as follows: Y Grade: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; B Grade: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Specified with a load capacitance of 10 pF on SDATA $_{A}$ and SDATA $_{B}$.
    ${ }^{3}$ The time required for the output to cross 0.4 V or 2.4 V .

[^2]:    ${ }^{1}$ Analog input voltages are $\mathrm{V}_{\mathbb{N A}+}, \mathrm{V}_{\mathbb{N} A_{-}}, \mathrm{V}_{\mathbb{N B}+}, \mathrm{V}_{\mathbb{N B}-}, \mathrm{REF}_{\mathrm{A}}$, and $\mathrm{REF}_{\mathrm{B}}$.
    ${ }^{2}$ Digital input voltages are $\overline{C S}$ and SCLK.
    ${ }^{3}$ Digital output voltages are SDATA $_{A}$ and SDATA $_{B}$.
    ${ }^{4}$ Transient currents of up to 100 mA do not cause SCR latch-up.

