## Data Sheet

## FEATURES

Throughput: 10 MSPS
SNR: 91.5 dB
16-bit no missing codes
INL: $\pm 0.45$ LSB
DNL: $\pm 0.35$ LSB
Power dissipation: 136 mW
32-lead LFCSP ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
SAR architecture
No latency/pipeline delay
16-bit resolution with no missing codes
Zero error: $\pm 1$ LSB
Differential input range: $\pm \mathbf{4 . 0 9 6}$ V
Serial LVDS interface
Self clocked mode
Echoed clock mode
LVDS or CMOS option for conversion control (CNV signal)
Reference options
Internal: 4.096 V
External (1.2 V) buffered to 4.096 V
External: 4.096 V

## APPLICATIONS

Digital imaging systems
Digital X-ray
Digital MRI
CCD and IR cameras
High speed data acquisition
High dynamic range telecommunications receivers
Spectrum analysis
Test equipment

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## GENERAL DESCRIPTION

The AD7626 is a 16 -bit, 10 MSPS, charge redistribution successive approximation register (SAR) based architecture analog-to-digital converter (ADC). SAR architecture allows unmatched performance both in noise ( 91.5 dB SNR) and in linearity ( $\pm 0.45$ LSB INL). The AD7626 contains a high speed, 16-bit sampling ADC, an internal conversion clock, and an internal buffered reference. On the CNV edge, it samples the voltage difference between the $\mathrm{IN}+$ and $\mathrm{IN}-$ pins. The voltages on these pins swing in opposite phase between 0 V and REF. The 4.096 V reference voltage, REF, can be generated internally or applied externally.
All converted results are available on a single low voltage differential signaling (LVDS) self clocked or echoed clock serial interface, reducing external hardware connections.
The AD7626 is housed in a 32-lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP with operation specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Table 1. Fast PulSAR ${ }^{*}$ ADC Selection

| Input Type | Resolution (Bits) | $\mathbf{1}$ MSPS to <2 MSPS | $\mathbf{2}$ MSPS to 3 MSPS | $\mathbf{5}$ MSPS to $\mathbf{6}$ MSPS | 10 MSPS |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Differential (Ground Sense) | 16 | AD7653 | AD7985 |  |  |
|  |  | AD7667 |  |  |  |
|  |  | AD7980 |  |  |  |
| True Bipolar | AD7983 |  |  |  |  |
| Differential (Antiphase) | 16 | AD7671 | AD7677 | AD7621 | AD7625 |

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications .....  3
Timing Specifications ..... 6
Timing Diagrams ..... 7
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
ESD Caution ..... 8
Pin Configuration and Function Descriptions ..... 9
Typical Performance Characteristics ..... 11
Terminology ..... 15
REVISION HISTORY
4/16-Rev. C to Rev. D
Changes to Internal Reference Parameter, Table 2. ..... 4
Added Acquisition Time Parameter, Table 3 ..... 6
Change to Table 5 ..... 8
Change to Figure 32 Caption and Figure 33 Caption ..... 19
10/15-Rev. B to Rev. C
Changes to Table 1 ..... 1
Added Aperture Delay Parameter and Current Drain Parameter, Table 2 ..... 3
Changes to Ordering Guide ..... 26
Theory of Operation ..... 16
Circuit Information ..... 16
Converter Information ..... 16
Transfer Functions ..... 17
Analog Inputs. ..... 17
Typical Connection Diagram ..... 18
Driving the AD7626. ..... 19
Voltage Reference Options ..... 21
Power Supply ..... 22
Digital Interface ..... 23
Applications Information ..... 25
Layout, Decoupling, and Grounding ..... 25
Outline Dimensions ..... 26
Ordering Guide ..... 26
7/12—Rev. A to Rev. B
Changed CP-32-2 Package to CP-32-7 Package ..... Universal
Changes to Figure 4. .....  8
Updated Outline Dimensions ..... 25
Changes to Ordering Guide ..... 25
1/10—Rev. 0 to Rev. A
Changes to Description of Pin 5 and Pin 6, Table 6 .....  8
Changes to Power-Up Section ..... 21
9/09—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{VDD} 1=5 \mathrm{~V} ; \mathrm{VDD} 2=2.5 \mathrm{~V} ; \mathrm{VIO}=2.5 \mathrm{~V} ; \mathrm{REF}=4.096 \mathrm{~V}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 16 |  |  | Bits |
| ANALOG INPUT <br> Voltage Range <br> Operating Input Voltage Common-Mode Input Range CMRR Input Current | $\mathrm{V}_{\mathrm{IN}+}$ - $\mathrm{Vin}_{\text {in }}$ <br> $\mathrm{V}_{\mathrm{IN}^{+},}, \mathrm{V}_{\mathrm{IN}-}$ to AGND $\mathrm{fin}_{\mathrm{IN}}=1 \mathrm{MHz}$ <br> Midscale input | $\begin{aligned} & -V_{\text {REF }} \\ & -0.1 \\ & V_{\text {REF }} / 2-0.05 \end{aligned}$ | $\begin{aligned} & V_{\text {REF } / 2} \\ & 68 \\ & 168 \end{aligned}$ | $+\mathrm{V}_{\text {ref }}$ <br> $V_{\text {REF }}+0.1$ <br> $V_{\text {REF }} / 2+0.05$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mu \mathrm{~A} \end{aligned}$ |
| THROUGHPUT Complete Cycle Throughput Rate |  | 0.1 |  | $\begin{aligned} & 100 \\ & 10 \end{aligned}$ | ns MSPS |
| DC ACCURACY <br> Integral Linearity Error <br> No Missing Codes Differential Linearity Error Transition Noise Zero Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Zero Error Drift Gain Error, $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ Gain Error Drift Power Supply Sensitivity ${ }^{1}$ | $\begin{aligned} & \mathrm{VDD1}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{VDD2}=2.5 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{aligned} & -1.5 \\ & 16 \\ & -0.5 \\ & -6 \end{aligned}$ | $\begin{aligned} & \pm 0.45 \\ & \\ & \pm 0.35 \\ & 0.6 \\ & \pm 1 \\ & 0.5 \\ & 8 \\ & 0.7 \\ & 0.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & +1.5 \\ & +0.5 \\ & +6 \\ & 20 \end{aligned}$ | LSB <br> Bits <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| AC ACCURACY ```fiN = 20 kHz, -0.5 dBFS Dynamic Range Signal-to-Noise Ratio Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) fin = 100 kHz, -0.5 dBFS Signal-to-Noise Ratio Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) fiN = 2.4 MHz,-1 dBFS Signal-to-Noise Ratio Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) fiN = 2.4 MHz, -6 dBFS Signal-to-Noise Ratio Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) -3 dB Input Bandwidth Aperture Delay Aperture Jitter``` |  | $\begin{aligned} & 90.5 \\ & 90 \\ & 89.5 \end{aligned}$ | $\begin{aligned} & 91.5 \\ & 91 \\ & 105 \\ & -105.5 \\ & 91 \\ & \\ & 91.3 \\ & 104.5 \\ & -102.5 \\ & 91 \\ & \\ & 88.5 \\ & 84 \\ & -86 \\ & 85 \\ & \\ & 89 \\ & 84 \\ & -93 \\ & 88 \\ & 95 \\ & 1.5 \\ & 0.25 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dBFS <br> dB <br> dB <br> dB <br> dBFS <br> dB <br> dB <br> dB <br> MHz <br> ns <br> ps rms |



| Parameter | Test Conditions/Comments | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| TEMPERATURE RANGE <br> Specified Performance |  |  |  | Unit |

[^0]${ }^{3}$ Power dissipation is for the AD7626 device only. In self clocked interface mode, 0.9 mW is dissipated in the $100 \Omega$ terminator. In echoed clock interface mode, 1.8 mW is dissipated in two $100 \Omega$ terminators.

## TIMING SPECIFICATIONS

$\mathrm{VDD} 1=5 \mathrm{~V} ; \mathrm{VDD} 2=2.5 \mathrm{~V} ; \mathrm{VIO}=2.37 \mathrm{~V}$ to $2.63 \mathrm{~V} ; \mathrm{REF}=4.096 \mathrm{~V}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Time Between Conversions ${ }^{1}$ | tcyc | 100 |  | 10,000 | ns |
| Acquisition Time | tace | 40 |  |  | ns |
| CNV High Time | tcnve | 10 |  | 40 | ns |
| CNV to D (MSB) Ready | $\mathrm{t}_{\text {MSB }}$ |  |  | 100 | ns |
| CNV to Last CLK (LSB) Delay | tcıkı |  |  | 72 | ns |
| CLK Period ${ }^{2}$ | tcık | 3.33 | 4 | $\left(\mathrm{t}_{\text {CYC }}-\mathrm{t}_{\text {MSB }}+\mathrm{t}_{\text {CLKL }}\right) / \mathrm{n}$ | ns |
| CLK Frequency | f¢ık |  | 250 | 300 | MHz |
| CLK to DCO Delay (Echoed Clock Mode) | toco | 0 | 4 | 7 | ns |
| DCO to D Delay (Echoed Clock Mode) | to |  | 0 | 1 | ns |
| CLK to D Delay | tcıkD | 0 | 4 | 7 | ns |

[^1]TIMING DIAGRAMS


## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Analog Inputs/Outputs |  |
| IN+, IN- to GND ${ }^{1}$ | -0.3 V to REF +0.3 V or |
|  | $\pm 130 \mathrm{~mA}$ |
| REF $^{2}$ to GND | -0.3 V to +6 V |
| VCM, CAP2 to GND $^{\text {CAP1, REFIN to GND }}$ | -0.3 V to +6 V |
| Supply Voltage | -0.3 V to +2.7 V |
| VDD1 | -0.3 V to +6 V |
| VDD2, VIO | -0.3 V to +3 V |
| Digital Inputs to GND | -0.3 V to VIO +0.3 V |
| Digital Outputs to GND | -0.3 V to $\mathrm{VIO}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except | $\pm 10 \mathrm{~mA}$ |
| Supplies |  |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| (Commercial) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $150^{\circ} \mathrm{C}$ |
| Junction Temperature | 1 kV |
| ESD |  |

${ }^{1}$ See the Analog Inputs section.
${ }^{2}$ Keep $\mathrm{CNV} \pm$ low for any external REF voltage $>4.3 \mathrm{~V}$ applied to the REF pin.
${ }^{3}$ Transient currents of up to 100 mA do not cause SCR latch-up.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 32-Lead LFCSP_WQ | 40 | 4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 | VDD1 | P | Analog 5 V Supply. Decouple the 5 V supply with a 100 nF capacitor. |
| 2 | VDD2 | P | Analog 2.5 V Supply. Decouple this pin with a 100 nF capacitor. The 2.5 V supply source should supply this pin first, then be traced to the other VDD2 pins (Pin 7 and Pin 18). |
| 3 | CAP1 | AO | Connect this pin to a 10 nF capacitor. |
| 4 | REFIN | AI/O | Prebuffer Reference Voltage. When using the internal reference, this pin outputs the band gap voltage and is nominally at 1.2 V . It can be overdriven with an external reference voltage such as the ADR280. In either internal or external reference mode, a $10 \mu \mathrm{~F}$ capacitor is required. If using an external 4.096 V reference (connected to REF), this pin is a no connect and does not require any capacitor. |
| 5,6 | EN0, EN1 | DI | Enable. Operates from 2.5 V logic. The logic levels of these pins set the operation of the device as follows: <br> EN1 $=0$, EN0 $=0$ : power-down mode. <br> $\mathrm{EN} 1=0, \mathrm{EN} 0=1$ : external 1.2 V reference applied to the REFIN pin required. <br> $\mathrm{EN} 1=1, \mathrm{EN} 0=0$ : external 4.096 V reference applied to the REF pin required. <br> $\mathrm{EN} 1=1, \mathrm{ENO}=1$ : internal reference and internal reference buffer in use. |
| 7 | VDD2 | P | Digital 2.5 V Supply. Decouple this pin with a 100 nF capacitor. |
| 8,9 | CNV-, CNV+ | DI | Convert Input. These pins act as the conversion control pin. On the rising edge of these pins, the analog inputs are sampled and a conversion cycle is initiated. CNV+ works as a CMOS input when CNV- is grounded; otherwise, CNV+ and CNV- are differential LVDS inputs. |
| 10, 11 | D-, D+ | DO | LVDS Data Outputs. The conversion data is output serially on these pins. |
| 12 | VIO | P | Input/Output Interface Supply. Use a 2.5 V supply and decouple this pin with a 100 nF capacitor. |
| 13 | GND | P | Ground. Return path for the 100 nF capacitor connected to Pin 12. |
| 14, 15 | DCO-, DCO+ | DO | LVDS Buffered Clock Outputs. When DCO+ is grounded, the self clocked interface mode is selected. In this mode, the 16-bit results on D are preceded by an initial 0 (which is output at the end of the previous conversion), followed by a 2-bit header (10) to allow synchronization of the data by the digital host with extra logic. The 1 in this header provides the reference to acquire the subsequent conversion result correctly. When DCO+ is not grounded, the echoed clock interface mode is selected. In this mode, $\mathrm{DCO} \pm$ is a copy of CLK $\pm$. The data bits are output on the falling edge of DCO+ and can be captured in the digital host on the next rising edge of DCO+. |
| 16, 17 | CLK-, CLK+ | DI | LVDS Clock Inputs. This clock shifts out the conversion results on the falling edge of CLK+. |
| 18 | VDD2 | P | Analog 2.5 V Supply. Decouple this pin with a 100 nF capacitor. |
| 19, 20 | VDD1 | P | Analog 5 V Supply. Isolate these pins from Pin 1 with a ferrite bead and decouple them with a 100 nF capacitor. |
| 21 | VCM | AO | Common-Mode Output. When using any reference scheme, this pin produces one half the voltage present on the REF pin, which can be useful for driving the common mode of the input amplifiers. |
| 22 | IN- | AI | Differential Negative Analog Input. Referenced to and must be driven $180^{\circ}$ out of phase with IN+. |
| 23 | IN+ | AI | Differential Positive Analog Input. Referenced to and must be driven $180^{\circ}$ out of phase with IN -. |
| 24 | GND | P | Ground. |


| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 25, 26, 28 | CAP2 | AO | Connect all three CAP2 pins together and decouple them with the shortest trace possible to a single $10 \mu \mathrm{~F}$, low ESR, low ESL capacitor. The other side of the capacitor must be placed close to Pin 27 (GND). |
| 27 | GND | P | Ground. Return path for the $10 \mu \mathrm{~F}$ capacitor connected to Pin 25 , Pin 26, and Pin 28. |
| 29, 30, 32 | REF | Al/O | Buffered Reference Voltage. When using the internal reference or the 1.2 V external reference (REFIN input), the 4.096 V system reference is produced at this pin. When using an external reference, such as the ADR434 or the ADR444, the internal reference buffer must be disabled. In either case, connect all three REF pins together and decouple them with the shortest trace possible to a single $10 \mu \mathrm{~F}$, low ESR, low ESL capacitor. The other side of the capacitor must be placed close to Pin 31 (GND). |
| 31 | GND | P | Ground. Return path for the $10 \mu \mathrm{~F}$ capacitor connected to Pin 29, Pin 30, and Pin 32. |
| EP | Exposed pad |  | The exposed pad is located on the underside of the package. Connect the exposed pad to the ground plane of the PCB using multiple vias. See the Exposed Paddle section for more information. |

${ }^{1} \mathrm{AI}=$ analog input; $\mathrm{AI} / \mathrm{O}=$ bidirectional analog; $\mathrm{AO}=$ analog output; $\mathrm{DI}=\operatorname{digital}$ input; $\mathrm{DO}=\operatorname{digital}$ output; $\mathrm{P}=$ power.

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{VDD} 1=5 \mathrm{~V} ; \mathrm{VDD} 2=2.5 \mathrm{~V} ; \mathrm{VIO}=2.5 \mathrm{~V} ; \mathrm{REF}=4.096 \mathrm{~V}$; all plots at 10 MSPS unless otherwise noted. FFT plots for $2 \mathrm{MHz}, 3 \mathrm{MHz}$, and 5 MHz input tones use band pass filter ( $\pm 400 \mathrm{kHz}$ pass bandwidth around fundamental frequency).


Figure 5. $10 \mathrm{kHz},-0.5 \mathrm{~dB}$ Input Tone, Zoomed View


Figure 6. FFT, $2 \mathrm{MHz},-0.5 \mathrm{~dB}$ Input Tone, Wide View


Figure 7. FFT, $3 \mathrm{MHz},-0.5 \mathrm{~dB}$ Input Tone, Wide View


Figure 8.100 kHz, -0.5 dB Input Tone FFT, Full Frequency View


Figure 9. FFT, $2 \mathrm{MHz},-6 d B$ Input Tone, Wide View


Figure 10. FFT, $3 \mathrm{MHz},-6 d B$ Input Tone, Wide View


Figure 11. FFT, $5 \mathrm{MHz},-0.5 \mathrm{~dB}$ Input Tone, Wide View


Figure 12. FFT, $5 \mathrm{MHz},-6 d B$ Input Tone, Wide View


Figure 13. THD vs. Input Amplitudes at Input Frequency Tones of 10 kHz to 9.7 MHz


Figure 14. FFT, $5 \mathrm{MHz},-0.5 \mathrm{~dB}$ Input Tone Zoomed View


Figure 15. FFT, $5 \mathrm{MHz},-0.5 \mathrm{~dB}$ Input Tone Zoomed View


Figure 16. THD and SNR vs. Input Frequency (-0.5dB Input Tone)


Figure 17. SNR vs. Temperature ( $-0.5 \mathrm{~dB}, 20 \mathrm{kHz}$ Input Tone)


Figure 18. Input Current (IN+, IN-) vs. Differential Input Voltage (10 MSPS)


Figure 19. THD vs. Temperature ( $-0.5 \mathrm{~dB}, 20 \mathrm{kHz}$ Input Tone)


Figure 20. SINAD vs. Temperature ( $-0.5 \mathrm{~dB}, 20 \mathrm{kHz}$ Input Tone)


Figure 21. Zero Error and Gain Error vs. Temperature


Figure 22. Histogram of 262,144 Conversions of a DC Input at the Code Center (Internal Reference)


Figure 23. Histogram of 262,144 Conversions of a DC Input at the Code Center (External Reference)


Figure 24. Histogram of 262,144 Conversions of a DC Input at the Code Transition


Figure 25. Differential Nonlinearity vs. Code $\left(25^{\circ} \mathrm{C}\right)$


Figure 26. Integral Nonlinearity vs. Code vs. Temperature

## TERMINOLOGY

## Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the ratio of the power in the ADC output at full-scale frequency, $f$, to the power of a 100 mV p-p sine wave applied to the common-mode voltage of $\mathrm{V}_{\mathrm{IN}+}$ and $\mathrm{V}_{\mathrm{IN}-}$ at frequency, $\mathrm{f}_{\mathrm{s}}$.

$$
C M R R(\mathrm{~dB})=10 \log \left(P f / P f_{s}\right)
$$

where:
$P f$ is the power at frequency, $f$, in the ADC output. $P f_{s}$ is the power at frequency, $f_{s}$, in the ADC output.

## Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

## Integral Nonlinearity (INL) Error

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs $1 / 2$ LSB before the first code transition. Positive full scale is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

## Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the rms noise measured for an input typically at -60 dB . The value for dynamic range is expressed in decibels.

## Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and is expressed in bits by

$$
E N O B=\left[\left(S I N A D_{\mathrm{dB}}-1.76\right) / 6.02\right]
$$

## Gain Error

The first transition (from $100 \ldots 000$ to $100 \ldots 001$ ) should occur at a level $1 / 2$ LSB above nominal negative full scale $(-4.0959375 \mathrm{~V}$ for the $\pm 4.096 \mathrm{~V}$ range). The last transition (from $011 \ldots 110$ to $011 \ldots$ 111) should occur for an analog voltage $1 \frac{1}{2}$ LSB below the nominal full scale ( +4.0959375 V for the $\pm 4.096 \mathrm{~V}$ range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

## Gain Error Drift

The ratio of the gain error change due to a temperature change of $1^{\circ} \mathrm{C}$ and the full-scale range $\left(2^{\mathrm{N}}\right)$. It is expressed in parts per million.

## Least Significant Bit (LSB)

The least significant bit, or LSB, is the smallest increment that can be represented by a converter. For a fully differential input ADC with N bits of resolution, the LSB expressed in volts is

$$
L S B(\mathrm{~V})=\frac{V_{I N p-p}}{2^{N}}
$$

## Power Supply Rejection Ratio (PSRR)

Variations in power supply affect the full-scale transition but not the linearity of the converter. PSRR is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value.

## Reference Voltage Temperature Coefficient

The reference voltage temperature coefficient is derived from the typical shift of output voltage at $25^{\circ} \mathrm{C}$ on a sample of parts at the maximum and minimum reference output voltage ( $\mathrm{V}_{\text {ReF }}$ ) measured at $\mathrm{T}_{\text {MIN }}, \mathrm{T}\left(25^{\circ} \mathrm{C}\right)$, and $\mathrm{T}_{\text {MAX. }}$. It is expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ as

$$
T C V_{\text {REF }}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)=\frac{V_{\text {REF }}(\text { Max })-V_{\text {REF }}(\text { Min })}{V_{\text {REF }}\left(25^{\circ} \mathrm{C}\right) \times\left(T_{\text {MAX }}-T_{\text {MIN }}\right)} \times 10^{6}
$$

where:
$V_{\text {Ref }}(\operatorname{Max})=$ maximum $V_{\text {ref }}$ at $\mathrm{T}_{\text {Min }}, \mathrm{T}\left(25^{\circ} \mathrm{C}\right)$, or $\mathrm{T}_{\text {Max }}$.
$V_{\text {REF }}($ Min $)=$ minimum $V_{\text {Ref }}$ at $\mathrm{T}_{\text {MIN }}, \mathrm{T}\left(25^{\circ} \mathrm{C}\right)$, or $\mathrm{T}_{\text {MAX. }}$
$V_{\text {REF }}\left(25^{\circ} \mathrm{C}\right)=\mathrm{V}_{\text {REF }}$ at $25^{\circ} \mathrm{C}$.
$T_{M A X}=+85^{\circ} \mathrm{C}$.
$T_{M I N}=-40^{\circ} \mathrm{C}$.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

## Signal-to-(Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.
Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal (including harmonics).

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

## Zero Error

Zero error is the difference between the ideal midscale input voltage ( 0 V ) and the actual voltage producing the midscale output code.

## Zero Error Drift

The ratio of the zero error change due to a temperature change of $1^{\circ} \mathrm{C}$ and the full-scale code range $\left(2^{\mathrm{N}}\right)$. It is expressed in parts per million.

## THEORY OF OPERATION



Figure 27. ADC Simplified Schematic

## CIRCUIT INFORMATION

The AD7626 is a 10 MSPS, high precision, power efficient, 16-bit ADC that uses SAR-based architecture to provide a performance of 91.5 dB SNR, $\pm 0.45$ LSB INL, and $\pm 0.35$ LSB DNL.
The AD7626 is capable of converting $10,000,000$ samples per second (10 MSPS). The device typically consumes 136 mW of power. The AD7626 offers the added functionality of a high performance on-chip reference and on-chip reference buffer.
The AD7626 is specified for use with 5 V and 2.5 V supplies (VDD1, VDD2). The interface from the digital host to the AD7626 uses 2.5 V logic only. The AD7626 uses an LVDS interface to transfer data conversions. The CNV+ and CNV-inputs to the device activate the conversion of the analog input. The CNV+ and CNV- pins can be applied using a CMOS or LVDS source.

The AD7626 is housed in a space-saving, 32-lead, $5 \mathrm{~mm} \times$ 5 mm LFCSP.

## CONVERTER INFORMATION

The AD7626 is a 10 MSPS ADC that uses SAR-based architecture to incorporate a charge redistribution DAC. Figure 27 shows a simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two comparator inputs.
During the acquisition phase, the terminals of the array tied to the input of the comparator are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. In this way, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and INinputs. A conversion phase is initiated when the acquisition phase is complete and the CNV input goes high. Note that the AD7626 can receive a CMOS or LVDS format CNV signal.

When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs (IN+ and IN-) captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and 4.096 V (the reference voltage), the comparator input varies by binary weighted voltage steps ( $\mathrm{V}_{\text {ReF }} / 2, \mathrm{~V}_{\text {ReF }} / 4 \ldots \mathrm{~V}_{\text {REF }} / 65,536$ ). The control logic toggles these switches, MSB first, to bring the comparator back into a balanced condition. At the completion of this process, the control logic generates the ADC output code.
The AD7626 digital interface uses LVDS to enable high data transfer rates.
The AD7626 conversion result is available for reading after $\mathrm{t}_{\text {MSB }}$ (time from the conversion start until MSB is available) has elapsed. The user must apply a burst LVDS CLK $\pm$ signal to the AD7626 to transfer data to the digital host.

The CLK $\pm$ signal outputs the ADC conversion result onto the data output $\mathrm{D} \pm$. The bursting of the $\mathrm{CLK} \pm$ signal is illustrated in Figure 41 and Figure 42 and is characterized as follows:

- The differential voltage on $\mathrm{CLK} \pm$ should be held steady state in the time between $t_{\text {CLKL }}$ and $t_{\text {MSB }}$.
- The AD7626 has two data read modes. For more information about the echoed clock and self clocked interface modes, see the Digital Interface section.


## TRANSFER FUNCTIONS

The AD7626 uses a 4.096 V reference. The AD7626 converts the differential voltage of the antiphase analog inputs (IN+ and $\mathrm{IN}-$ ) into a digital output. The analog inputs, $\mathrm{IN}+$ and $\mathrm{IN}-$, require a 2.048 V common-mode voltage ( $\mathrm{REF} / 2$ ).

The 16-bit conversion result is in MSB first, twos complement format.

The ideal transfer functions for the AD7626 are shown in Figure 28 and Table 7.


Figure 28. ADC Ideal Transfer Functions (FSR = Full-Scale Range)
Table 7. Output Codes and Ideal Input Voltages

|  | Analog Input <br> (IN+ - IN-) <br> REF = 4.096 V | Digital Output Code <br> Twos Complement (Hex) |
| :--- | :--- | :--- |
| Description | +4.095875 V | $0 \times 7 \mathrm{FFF}$ |
| FSR - 1 LSB | $+125 \mu \mathrm{~V}$ | $0 \times 0001$ |
| Midscale + 1 LSB | 0 V | $0 \times 0000$ |
| Midscale | $-125 \mu \mathrm{~V}$ | $0 \times F F F F$ |
| Midscale -1 LSB | -4.095875 V | $0 \times 8001$ |
| -FSR + 1 LSB | -4.096 V | $0 \times 8000$ |
| - FSR |  |  |

## ANALOG INPUTS

The analog inputs, IN+ and IN-, applied to the AD7626 must be $180^{\circ}$ out of phase with each other. Figure 29 shows an equivalent circuit of the input structure of the AD7626.
The two diodes provide ESD protection for the analog inputs, $\mathrm{IN}+$ and $\mathrm{IN}-$. Care must be taken to ensure that the analog input signal does not exceed the reference voltage by more than 0.3 V . If the analog input signal exceeds this level, the diodes become forward-biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. However, if the supplies of the input buffer (for example, the supplies of the ADA4899-1 in Figure 33) are different from those of the reference, the analog input signal may eventually exceed the supply rails by more than 0.3 V . In such a case (for example, an input buffer with a short circuit), the current limitation can protect the device.


Figure 29. Equivalent Analog Input Circuit
The analog input structure allows the sampling of the true differential signal between $\mathrm{IN}+$ and $\mathrm{IN}-$. By using these differential inputs, signals common to both inputs are rejected. The AD7626 shows some degradation in THD with higher analog input frequencies.


Figure 30. Analog Input CMRR vs. Frequency

## TYPICAL CONNECTION DIAGRAM



1 SEE THE LAYOUT, DECOUPLING, AND GROUNDING SECTION.
${ }^{2} \mathrm{C}_{\text {REF }}$ IS USUALLY A 10 1 F CERAMIC CAPACITOR WITH LOW ESR AND ESL.
3 USE PULL-UP OR PULL-DOWN RESISTORS TO CONTROL ENO AND EN1 DURING POWER-UP. ENO AND EN1 INPUTS CAN BE FIXED IN HARDWARE OR CONTROLLED USING A DIGITAL HOST (EN0 = 0 AND EN1 = 0 PUTS THE ADC IN POWER-DOWN).
4 OPTION TO USE A CMOS (CNV+) OR LVDS (CNV $\pm$ ) INPUT TO CONTROL CONVERSIONS.
5 TO ENABLE SELF-CLOCKED MODE, TIE DCO+ TO GND.
6 CONNECT PIN 19 AND PIN 20 TO VDD1 SUPPLY; ISOLATE THE TRACE TO PIN 19 AND PIN 20 FROM THE TRACE TO PIN 1 USING A 7 FERRITE BEAD SIMILAR TO WURTH 74279266.
7 SEE THE DRIVING THE AD7626 SECTION FOR DETAILS ON AMPLIFIER CONFIGURATIONS.
8 SEE THE VOLTAGE REFERENCE OPTIONS SECTION FOR DETAILS.
Figure 31. Typical Application Diagram

## DRIVING THE AD7626

## Differential Analog Input Source

Figure 33 shows an ADA4899-1 driving each differential input to the AD7626.

## Single-Ended to Differential Driver

For applications using unipolar analog signals, a single-ended to differential driver (as shown in Figure 32) allows for a differential input into the device. This configuration, when provided with an input signal of 0 V to 4.096 V , produces a differential $\pm 4.096 \mathrm{~V}$ with midscale at 2.048 V . The one-pole filter using $\mathrm{R}=20 \Omega$ and $\mathrm{C}=56 \mathrm{pF}$ provides a corner frequency of 140 MHz . The VCM output of the AD7626 can be buffered and then provide the required 2.048 V common-mode voltage.

## Single-Ended or Fully Differential High Frequency Driver

In applications that require higher input frequency tones, the ADA4932-1 can drive the inputs to the AD7626. The ADA4932-1 is a differential driver, which also allows the user the option of single-ended to differential conversion.

Figure 34 shows the typical circuit for a $50 \Omega$ source impedance (ac-coupled in this example). The input to the ADA4932-1 is configured to be balanced to the source impedance (in this case $50 \Omega$ ). Further information on balancing the input impedance to the source impedance can be found on the ADA4932-1 data sheet. The circuit shown in Figure 34 operates with an overall gain of $\sim 0.5$ when the termination input termination is taken into account.

Alternatively, the ADA4932-1 can be used with a fully differential source-it acts as an inverting differential driver.


Figure 33. Driving the AD7626 from a Differential Analog Source Using ADA4899-1


Figure 34. High Frequency Input Drive Circuit Using the ADA4932-1; Single-Ended to Differential Configuration

## VOLTAGE REFERENCE OPTIONS

The AD7626 allows flexible options for creating and buffering the reference voltage. The AD7626 conversions refer to 4.096 V only. The various options creating this 4.096 V reference are controlled by the EN1 and EN0 pins (see Table 8).

Table 8. Voltage Reference Options

| Option | EN1 | EN0 | Reference Mode |
| :--- | :--- | :--- | :--- |
| A | 1 | 1 | Power-up. Internal reference and <br> internal reference buffer in use |
| B | 0 | 1 | External 1.2 V reference applied to <br> REFIN pin required |
| C | 1 | 0 | External 4.096 V reference applied to <br> REF pin required. <br> Power-down mode |



POWER-UP-INTERNAL REFERENCE AND REFERENCE BUFFER IN USE. NO EXTERNAL REFERENCE CIRCUITRY REQUIRED.

Figure 35. Powered Up, Internal Reference and Internal Reference Buffer


Figure 36. External 1.2 V Reference Using Internal Reference Buffer


Figure 37. External 4.096 V Reference Applied to REF Pin

## Wake-Up Time from EN1 = O, ENO = 0

The AD7626 powers down when EN1 and EN0 are both set to 0 . Selecting the correct reference choice from power-down, the user sets EN1 and EN0 to the required value shown in Table 8. The user may immediately apply CNV pulses to receive data conversion results. Typical wake-up times for the selected reference settings are shown in Table 9. Each time represents the duration from the EN1, EN0 logic transition to when the output of the ADC is settled to 0.5 LSB accuracy.

Table 9. Wake-Up Time from EN1 $=0$, EN0 $=0$
\(\left.$$
\begin{array}{l|l|l|l|l}\hline & & & \text { EN1 } & \text { EN0 }\end{array}
$$ \begin{array}{l}Wake-Up <br>
Time (0.5 LSB <br>

Accuracy)\end{array}\right] .\)| Reference Mode |
| :--- |

## POWER SUPPLY

The AD7626 uses both 5 V (VDD1) and 2.5 V (VDD2) power supplies, as well as a digital input/output interface supply (VIO). VIO allows a direct interface with 2.5 V logic only. VIO and VDD2 can be taken from the same 2.5 V source; however, it is best practice to isolate the VIO and VDD2 pins using separate traces as well as to decouple each pin separately.

The 5 V and 2.5 V supplies required for the AD7626 can be generated using Analog Devices, Inc., LDOs such as the ADP3330-2.5, ADP3330-5, ADP3334, and ADP1708.


Figure 38. PSRR vs. Supply Frequency (350 mV p-p Ripple on VDD2, 600 mV Ripple on VDD1)

## Power-Up

When powering up the AD7626 device, first apply the 2.5 V VDD2 supply and VIO voltage to the device. After the VIO and 2.5 V VDD2 have been established, apply the 5 V VDD1 supply. If using an external reference with the AD7626, ensure that the EN0 and EN1 pins are connected to the correct logic values associated with the reference option of choice and then apply the external reference voltage. Finally, apply the analog inputs to the ADC.


Figure 39. Current Consumption vs. Sampling Rate


Figure 40. Power Dissipation vs. Sampling Rate

## DIGITAL INTERFACE

## Conversion Control

All analog-to-digital conversions are controlled by the CNV $\pm$ signal. This signal can be applied in the form of a CNV+/CNVLVDS signal, or it can be applied in the form of a 2.5 V CMOS logic signal to the CNV+ pin. The conversion is initiated by the rising edge of the $\mathrm{CNV} \pm$ signal.
After the AD7626 is powered up, the first conversion result generated is invalid. Subsequent conversion results are valid provided that the time between conversions does not exceed the maximum specification for $\mathrm{t}_{\mathrm{cyc}}$.
The two methods for acquiring the digital data output of the AD7626 via the LVDS interface are described in the following sections.

## Echoed Clock Interface Mode

The digital operation of the AD7626 in echoed clock interface mode is shown in Figure 41. This interface mode, requiring only a shift register on the digital host, can be used with many digital hosts (such as FPGA, shift register, and microprocessor). It requires three LVDS pairs ( $\mathrm{D} \pm, \mathrm{CLK} \pm$, and $\mathrm{DCO} \pm$ ) between each AD7626 and the digital host.

The clock $\mathrm{DCO} \pm$ is a buffered copy of CLK $\pm$ and is synchronous to the data, $\mathrm{D} \pm$, which is updated on the falling edge of $\mathrm{DCO}+$ ( $\mathrm{t}_{\mathrm{D}}$ ). By maintaining good propagation delay matching between $\mathrm{D} \pm$ and $\mathrm{DCO} \pm$ through the board and the digital host, DCO can latch $\mathrm{D} \pm$ with a good timing margin for the shift register.
Conversions are initiated by a rising edge CNV $\pm$ pulse. The $\mathrm{CNV} \pm$ pulse must be returned low ( $\leq \mathrm{t}_{\mathrm{CNVH}}$ maximum) for valid operation. After a conversion begins, it continues until completion. Additional $\mathrm{CNV} \pm$ pulses are ignored during the conversion phase. After the time, $\mathrm{t}_{\text {MSB }}$, elapses, the host should begin to burst the CLK $\pm$. Note that $\mathrm{t}_{\text {MSB }}$ is the maximum time for the MSB of the new conversion result and should be used as the gating device for $\mathrm{CLK} \pm$. The echoed clock, $\mathrm{DCO} \pm$, and the data, $\mathrm{D} \pm$, are driven in phase with $\mathrm{D} \pm$ being updated on the falling edge of $\mathrm{DCO}+$; the host should use the rising edge of $\mathrm{DCO}+$ to capture $\mathrm{D} \pm$. The only requirement is that the $16 \mathrm{CLK} \pm$ pulses finish before the time ( $\mathrm{tcıк土}$ ) elapses of the next conversion phase or the data is lost. From the $\mathrm{t}_{\mathrm{CLKL}}$ to $\mathrm{t}_{\mathrm{MSB}}, \mathrm{D} \pm$ and $\mathrm{DCO} \pm$ are driven to 0 . Set $\mathrm{CLK} \pm$ to idle low between CLK $\pm$ bursts.


Figure 41. Echoed Clock Interface Mode Timing Diagram

## Self Clocked Mode

The digital operation of the AD7626 in self clocked interface mode is shown in Figure 42. This interface mode reduces the number of traces between the ADC and the digital host to two LVDS pairs ( $\mathrm{CLK} \pm$ and $\mathrm{D} \pm$ ) or to a single pair if sharing a common CLK $\pm$. Multiple AD7626 devices can share a common $\mathrm{CLK} \pm$ signal. This can be useful in reducing the number of LVDS connections to the digital host.
When the self clocked interface mode is used, each ADC dataword is preceded by a 010 sequence. The first zero is automatically on $\mathrm{D} \pm$ once $\mathrm{t}_{\text {MSB }}$ has elapsed. The 2-bit header is then clocked out by the first two CLK $\pm$ falling edges. This header synchronizes $\mathrm{D} \pm$ of each conversion in the digital host because, in this mode, there is no data clock output synchronous to the data ( $\mathrm{D} \pm$ ) to allow the digital host to acquire the data output.
Synchronization of the $\mathrm{D} \pm$ data to the digital host acquisition clock is accomplished by using one state machine per AD7626 device. For example, using a state machine that runs at the same speed as CLK $\pm$ incorporates three phases of this clock frequency ( $120^{\circ}$ apart). Each phase acquires the data $\mathrm{D} \pm$ as output by the ADC.

The AD7626 data captured on each phase of the state machine clock is then compared. The location of the 1 in the header in each set of data acquired allows the user to choose the state machine clock phase that occurs during the data valid window of $\mathrm{D} \pm$.
The self clocked mode data capture method allows the digital host to adapt the result capture timing to accommodate variations in propagation delay through any AD7626, as, for example, where data is captured from multiple AD7626s sharing a common input clock.
Conversions are initiated by a CNV $\pm$ pulse. The CNV $\pm$ pulse must be returned low (tcNvH maximum) for valid operation. After a conversion begins, it continues until completion. Additional $\mathrm{CNV} \pm$ pulses are ignored during the conversion phase. After the time, $\mathrm{t}_{\text {MSB }}$, elapses, the host begins to burst the CLK $\pm$ signal to the AD7626. All $18 \mathrm{CLK} \pm$ pulses are to be applied in the time window framed by $\mathrm{t}_{\text {MSB }}$ and the subsequent $\mathrm{t}_{\text {cLKL. }}$. The required 18 CLK $\pm$ pulses must finish before tclel (referenced to the next conversion phase) elapses. Otherwise, the data is lost because it is overwritten by the next conversion result.
Set CLK $\pm$ to idle high between bursts of 18 CLK $\pm$ pulses. The header bit and conversion data of the next ADC result are output on subsequent falling edges of CLK $\pm$ during the next burst of the CLK $\pm$ signal.


Figure 42. Self Clocked Interface Mode Timing Diagram

## APPLICATIONS INFORMATION

## LAYOUT, DECOUPLING, AND GROUNDING

When laying out the printed circuit board (PCB) for the AD7626, follow the practices described in this section to obtain the maximum performance from the converter.

## Exposed Paddle

The AD7626 has an exposed paddle on the underside of the package.

- Solder the paddle directly to the PCB.
- Connect the paddle to the ground plane of the board using multiple vias, as shown in Figure 43.
- Decouple all supply pins except for Pin 12 (VIO) directly to the paddle, minimizing the current return path.
- Pin 13 and Pin 24 can be connected directly to the paddle. Use vias to ground at the point where these pins connect to the paddle.


## VDD1 Supply Routing and Decoupling

The VDD1 supply is connected to Pin 1, Pin 19, and Pin 20. Decouple the supply using a 100 nF capacitor at Pin 1 . The user can connect this supply trace to Pin 19 and Pin 20. Use a series ferrite bead to connect the VDD1 supply from Pin 1 to Pin 19 and Pin 20. The ferrite bead isolates any high frequency noise or ringing on the VDD1 supply. Decouple the VDD1 supply to Pin 19 and Pin 20 using a 100 nF capacitor decoupled to ground at the exposed paddle.


Figure 43. PCB Layout and Decoupling Recommendations for Pin 24 to Pin 32

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO THE EXPOSED PAD, REFER TO


THE PIN CONFIGURATION A
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.
Figure 44. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Very Thin Quad

$$
(C P-32-7)
$$

> Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range | Package Description | Package Option $^{\mathbf{3}}$ |
| :--- | :--- | :--- | :--- |
| AD7626BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-32-7 |
| AD7626BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-32-7 |
| EVAL-AD7626FMCZ |  | Evaluation Board |  |
| EVAL-SDP-CH1Z |  | Controller Board |  |

[^2]$\square$
Data Sheet
NOTES

NOTES

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    ${ }^{1}$ Using an external reference.
    ${ }^{2}$ The ANSI-644 LVDS I/O specification has a minimum output common mode ( $V_{\text {OcM }}$ ) of 1125 mV .

[^1]:    ${ }^{1}$ The maximum time between conversions is $10,000 \mathrm{~ns}$. If $\mathrm{CNV} \pm$ is left idle for a time greater than the maximum value of $\mathrm{t}_{\mathrm{Cr}}$, the subsequent conversion result is invalid.
    ${ }^{2}$ For the maximum CLK period, the window available to read data is $\mathrm{t}_{\mathrm{crc}}-\mathrm{t}_{\text {MSB }}+\mathrm{tcLkKL}^{\prime}$. Divide this time by the number of bits ( n ) to be read giving the maximum $\mathrm{CLK} \pm$
    frequency that can be used for a given conversion CNV frequency. In echoed clock interface mode, $n=16$; in self clocked interface mode, $n=18$.

[^2]:    ${ }^{1}$ Z $=$ RoHS Compliant Part.
    ${ }^{2}$ The EVAL-SDP-CH1Z board allows the PC to control and communicate with all Analog Devices evaluation boards with model numbers ending with the FMC designator.
    ${ }^{3}$ Formerly the CP-32-2 package.

