## FEATURES

## 4-channel, 16-bit resolution ADC <br> 2 track-and-hold amplifiers <br> Throughput <br> 1 MSPS (normal mode) <br> 888 kSPS (impulse mode)

Analog input voltage range: 0 V to 5 V
No pipeline delay
Parallel and serial 5 V/3 V interface
SPI $/$ QSPITM/MICROWIRE ${ }^{\text {™ }} /$ DSP compatible
Single 5 V supply operation
Power dissipation
120 mW typical
2.6 mW at 10 kSPS

48-lead frame chip scale package (LFCSP)
Pin-to-pin compatible with the AD7654
Low cost
Supports defense and aerospace applications (AQEC standard)
Military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
Controlled manufacturing baseline
Product change notification
Qualification data available on request

## APPLICATIONS

## AC motor control

3-phase power control
4-channel data acquisition
Uninterrupted power supplies
Communications

## GENERAL DESCRIPTION

The AD7655-EP is a low cost, simultaneous sampling, dualchannel, 16-bit, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. It contains two low noise, wide bandwidth, track-and-hold amplifiers that allow simultaneous sampling, a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports. Each track-and-hold has a multiplexer in front to provide a 4-channel input ADC. The A0 multiplexer control input allows the choice of simultaneously sampling input pairs INA1/INB1 (A0 = low) or INA2/ INB2 (A0 = high). The part features a very high sampling rate mode (normal) and, for low


Table 1. PulSAR ${ }^{\circledR}$ Selection

| Type/kSPS | 100 to 250 | 500 to 570 | $\begin{aligned} & 800 \text { to } \\ & 1000 \end{aligned}$ | >1000 |
| :---: | :---: | :---: | :---: | :---: |
| Pseudo | AD7660/ | AD7650/ | AD7653 |  |
| Differential | AD7661 | AD7652 | AD7667 |  |
|  |  | AD7664/ |  |  |
| True Bipolar | AD7663 | AD7665 | AD7671 |  |
| True Differential | AD7675 | AD7676 | AD7677 | $\begin{array}{\|l\|} \text { AD7621 } \\ \text { AD7623 } \end{array}$ |
| 18 Bit | AD7678 | AD7679 | AD7674 | AD7641 |
| Multichannel/ Simultaneous |  | AD7654 | AD7655 |  |

power applications, a reduced power mode (impulse) where the power is scaled with the throughput. Operation is specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Full details about this enhanced product are available in the AD7655 data sheet, which should be consulted in conjunction with this data sheet.

## PRODUCT HIGHLIGHTS

1. Multichannel ADC.

The AD7655-EP features 4-channel inputs with two sample-and-hold circuits that allow simultaneous sampling.
2. Fast Throughput.

The AD7655-EP is a 1 MSPS, charge redistribution, 16 -bit SAR ADC with internal error correction circuitry.
3. Single-Supply Operation.

The AD7655-EP operates from a single 5 V supply. In impulse mode, its power dissipation decreases with throughput.
4. Serial or Parallel Interface.

Versatile parallel or 2-wire serial interface arrangements are compatible with both 3 V and 5 V logic.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Functional Block Diagram .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
REVISION HISTORY
1/2018—Rev. A to Rev. B
Added CP-48-4 Package ..... Universal
Change to General Description Section .....  1
Added Figure 5; Renumbered Sequentially ..... 8
Changes to Figure 4 and Table 6 ..... 8
Updated Outline Dimensions ..... 11
Changes to Ordering Guide ..... 11
2/2011-Rev. 0 to Rev. A
Removed LQFP from Features Section ..... 1
Removed Internal Power Dissipation ( 700 mW ) from Table 5 ..... 7
Timing Specifications ..... 5
Absolute Maximum Ratings .....  7
ESD Caution .....  7
Pin Configurations and Function Descriptions .....  8
Outline Dimensions ..... 11
Ordering Guide ..... 12

## SPECIFICATIONS

AVDD $=\mathrm{DVDD}=5 \mathrm{~V}, \mathrm{OVDD}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 16 |  |  | Bits |
| ANALOG INPUT <br> Voltage Range Common-Mode Input Voltage Analog Input CMRR Input Current Input Impedance | $\begin{aligned} & V_{I N x}-V_{I N \times N} \\ & V_{I N \times N} \\ & f_{I N}=100 \mathrm{kHz} \\ & 1 \text { MSPS throughput } \end{aligned}$ | $-0.1$ |  | $\begin{aligned} & 2 \mathrm{~V}_{\mathrm{REF}} \\ & +0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \\ & \mu \mathrm{~A} \end{aligned}$ |
| THROUGHPUT SPEED <br> Complete Cycle (2 Channels) <br> Throughput Rate Complete Cycle (2 Channels) Throughput Rate | Normal mode Normal mode Impulse mode Impulse mode | 0 |  | $\begin{aligned} & 2 \\ & 1 \\ & 2.25 \\ & 888 \end{aligned}$ | us MSPS $\mu \mathrm{S}$ kSPS |
| DC ACCURACY Integral Linearity Error ${ }^{1}$ No Missing Codes Transition Noise Full-Scale Error Full-Scale Error Drift Unipolar Zero Error Unipolar Zero Error Drift Power Supply Sensitivity | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> AVDD $=5 \mathrm{~V} \pm 5 \%$ |  | 0.8 $\pm 0.25$ $\pm 2$ $\pm 0.8$ $\pm 0.8$ | $+6$ <br> $\pm 0.5$ <br> $\pm 0.25$ | LSB ${ }^{2}$ <br> Bits <br> LSB <br> \% of FSR <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> LSB |
| AC ACCURACY <br> Signal-to-Noise <br> Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-Noise and Distortion <br> Channel-to-Channel Isolation -3 dB Input Bandwidth | $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{N}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{N}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{N}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz},-60 \mathrm{~dB} \text { input } \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 86 \\ & 98 \\ & -96 \\ & 86 \\ & 30 \\ & -92 \\ & 10 \end{aligned}$ |  | $\mathrm{dB}^{3}$ <br> dB <br> dB <br> dB <br> dB <br> dB <br> MHz |
| SAMPLING DYNAMICS <br> Aperture Delay Aperture Delay Matching Aperture Jitter Transient Response | Full-scale step |  | $\begin{aligned} & 2 \\ & 30 \\ & 5 \end{aligned}$ | 250 | ns <br> ps <br> ps rms <br> ns |
| REFERENCE <br> External Reference Voltage Range External Reference Current Drain | 1 MSPS throughput | 2.3 | $\begin{aligned} & 2.5 \\ & 180 \end{aligned}$ | AVDD/2 | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL INPUTS Logic Levels VII <br> $\mathrm{V}_{\mathrm{IH}}$ <br> IL <br> I ${ }_{\mathrm{H}}$ |  | $\begin{aligned} & -0.3 \\ & +2.0 \\ & -1 \\ & -1 \end{aligned}$ |  | $\begin{aligned} & +0.8 \\ & \text { DVDD + } 0.3 \\ & +1 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| DIGITAL OUTPUTS <br> Data Format ${ }^{4}$ <br> Pipeline Delay ${ }^{5}$ <br> Vol <br> Voн | $\begin{aligned} & I_{\text {SINK }}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=-500 \mu \mathrm{~A} \end{aligned}$ | OVDD-0.2 |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

## AD7655-EP

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |
| Specified Performance |  |  |  |  |  |
| AVDD |  | 4.75 | 5 | 5.25 | V |
| DVDD |  | 4.75 | 5 | 5.25 | V |
| OVDD |  | 2.7 |  | $5.25{ }^{6}$ | V |
| Operating Current ${ }^{7}$ | 1 MSPS throughput |  |  |  |  |
| AVDD |  |  | 15.5 |  | mA |
| DVDD |  |  | 8.5 |  | mA |
| OVDD |  |  | 100 |  | $\mu \mathrm{A}$ |
| Power Dissipation | 1 MSPS throughput ${ }^{7}$ |  | 120 | 135 | mW |
|  | 20 kSPS throughput ${ }^{8}$ |  | 2.6 |  | mW |
|  | 888 kSPS throughput ${ }^{8}$ |  | 114 | 125 | mW |
| TEMPERATURE RANGE ${ }^{9}$ |  |  |  |  |  |
| Specified Performance | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1}$ Linearity is tested using endpoints, not best fit.
${ }^{2}$ LSB means least significant bit. With the 0 V to 5 V input range, 1 LSB is $76.294 \mu \mathrm{~V}$.
${ }^{3}$ All specifications in dB are referred to as full-scale input, FS. Tested with an input signal at 0.5 dB below full scale unless otherwise specified.
${ }^{4}$ Parallel or serial 16 bit.
${ }^{5}$ Conversion results are available immediately after completed conversion.
${ }^{6}$ The maximum should be the minimum of 5.25 V and DVDD +0.3 V .
${ }^{7}$ In normal mode; tested in parallel reading mode.
${ }^{8}$ In impulse mode; tested in parallel reading mode.
${ }^{9}$ Consult sales for extended temperature range.

## Enhanced Product

## TIMING SPECIFICATIONS

AVDD $=\mathrm{DVDD}=5 \mathrm{~V}, \mathrm{OVDD}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERSION AND RESET |  |  |  |  |  |
| Convert Pulse Width | $\mathrm{t}_{1}$ | 5 |  |  | ns |
| Time Between Conversions |  |  |  |  |  |
| (Normal Mode/Impulse Mode) | $\mathrm{t}_{2}$ | 2/2.25 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { CNVST Low to BUSY High Delay }}$ | $\mathrm{t}_{3}$ |  |  | 32 | ns |
| BUSY High All Modes Except in Master Serial Read After Convert Mode (Normal Mode/Impulse Mode) | $\mathrm{t}_{4}$ |  |  | 1.75/2 | $\mu \mathrm{s}$ |
| Aperture Delay | $\mathrm{t}_{5}$ |  | 2 |  | ns |
| End of Conversions to BUSY Low Delay | $\mathrm{t}_{6}$ | 10 |  |  | ns |
| Conversion Time |  |  |  |  |  |
| (Normal Mode/lmpulse Mode) | $\mathrm{t}_{7}$ |  |  | 1.75/2 | $\mu \mathrm{s}$ |
| Acquisition Time | $\mathrm{t}_{8}$ | 250 |  |  | ns |
| RESET Pulse Width | $\mathrm{t}_{9}$ | 10 |  |  | ns |
| $\overline{\text { CNVST }}$ Low to $\overline{\mathrm{EOC}}$ High Delay | $\mathrm{t}_{10}$ |  |  | 30 | ns |
| $\overline{\text { EOC }}$ High for Channel A Conversion |  |  |  |  |  |
| (Normal Mode/Impulse Mode) | $\mathrm{t}_{11}$ |  |  | 1/1.25 | $\mu \mathrm{s}$ |
| $\overline{\text { EOC }}$ Low after Channel A Conversion | $t_{12}$ | 45 |  |  | ns |
| $\overline{\text { EOC }}$ High for Channel B Conversion | $\mathrm{t}_{13}$ |  |  | 0.75 | $\mu \mathrm{s}$ |
| Channel Selection Setup Time | $\mathrm{t}_{14}$ | 250 |  |  | ns |
| Channel Selection Hold Time | $\mathrm{t}_{15}$ |  |  | 30 | ns |
| PARALLEL INTERFACE MODES |  |  |  |  |  |
| $\overline{\text { CNVST }}$ Low to DATA Valid Delay | $\mathrm{t}_{16}$ |  |  | 1.75/2 | $\mu \mathrm{s}$ |
| DATA Valid to BUSY Low Delay | $\mathrm{t}_{17}$ | 14 |  |  | ns |
| Bus Access Request to DATA Valid | $\mathrm{t}_{18}$ |  |  | 40 | ns |
| Bus Relinquish Time | $\mathrm{t}_{19}$ | 5 |  | 15 | ns |
| $A / \bar{B}$ Low to Data Valid Delay | $\mathrm{t}_{20}$ |  |  | 40 | ns |
| MASTER SERIAL INTERFACE MODES |  |  |  |  |  |
| $\overline{C S}$ Low to SYNC Valid Delay | $\mathrm{t}_{21}$ |  |  | 10 | ns |
| $\overline{\mathrm{CS}}$ Low to Internal SCLK Valid Delay ${ }^{1}$ | $\mathrm{t}_{22}$ |  |  | 10 | ns |
| $\overline{C S}$ Low to SDOUT Delay | $\mathrm{t}_{23}$ |  |  | 10 | ns |
| $\overline{\text { CNVST }}$ Low to SYNC Delay, Read During Convert (Normal Mode/Impulse Mode) | $\mathrm{t}_{24}$ |  | 250/500 |  | ns |
| SYNC Asserted to SCLK First Edge Delay | $\mathrm{t}_{25}$ | 3 |  |  | ns |
| Internal SCK Period ${ }^{2}$ | $\mathrm{t}_{26}$ | 23 |  | 40 | ns |
| Internal SCLK High ${ }^{2}$ | $\mathrm{t}_{27}$ | 12 |  |  | ns |
| Internal SCLK Low ${ }^{2}$ | $\mathrm{t}_{28}$ | 7 |  |  | ns |
| SDOUT Valid Setup Time ${ }^{2}$ | $\mathrm{t}_{29}$ | 4 |  |  | ns |
| SDOUT Valid Hold Time ${ }^{2}$ | $\mathrm{t}_{30}$ | 2 |  |  | ns |
| SCLK Last Edge to SYNC Delay ${ }^{2}$ | $\mathrm{t}_{31}$ | 1 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to SYNC High-Z | $\mathrm{t}_{32}$ |  |  | 10 | ns |
| $\overline{\text { CS }}$ High to Internal SCLK High-Z | $\mathrm{t}_{3}$ |  |  | 10 | ns |
| $\overline{\text { CS }}$ High to SDOUT High-Z | $\mathrm{t}_{34}$ |  |  | 10 | ns |
| BUSY High in Master Serial Read after Convert ${ }^{2}$ | $\mathrm{t}_{35}$ |  | See Table 4 |  |  |
| CNVST Low to SYNC Asserted Delay |  |  |  |  |  |
| (Normal Mode/Impulse Mode) | $\mathrm{t}_{36}$ |  | 0.75/1 |  | $\mu \mathrm{s}$ |
| SYNC Deasserted to BUSY Low Delay | $\mathrm{t}_{37}$ |  | 25 |  | ns |


| Parameter | Symbol | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| SLAVE SERIAL INTERFACE MODES |  |  |  |  |
| External SCLK Setup Time | $\mathrm{t}_{38}$ | 5 |  |  |
| External SCLK Active Edge to SDOUT Delay | $\mathrm{t}_{39}$ | 3 |  |  |
| SDIN Setup Time | $\mathrm{t}_{40}$ | 5 | ns |  |
| SDIN Hold Time | $\mathrm{t}_{41}$ | 5 | ns |  |
| External SCLK Period | $\mathrm{t}_{42}$ | 25 | ns |  |
| External SCLK High | $\mathrm{t}_{43}$ | 10 | ns |  |
| External SCLK Low | $\mathrm{t}_{44}$ | 10 | ns |  |

${ }^{1}$ In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load $C_{L}$ of 10 pF ; otherwise $C_{L}$ is 60 pF maximum.
${ }^{2}$ In serial master read during convert mode. See Table 4 for serial master read after convert mode.

Table 4. Serial Clock Timings in Master Read After Convert

| DIVSCLK[1] | Symbol | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DIVSCLK[0] | $\mathrm{t}_{25}$ | 3 | 17 | 17 | 17 |  |
| SYNC to SCLK First Edge Delay Minimum | $\mathrm{t}_{26}$ | 25 | 50 | 100 | 200 | ns |
| Internal SCLK Period Minimum | $\mathrm{t}_{26}$ | 40 | 70 | 140 | 280 | ns |
| Internal SCLK Period Typical | $\mathrm{t}_{27}$ | 12 | 22 | 50 | 100 | ns |
| Internal SCLK High Minimum | $\mathrm{t}_{28}$ | 7 | 21 | 49 | 99 | ns |
| Internal SCLK Low Minimum | $\mathrm{t}_{29}$ | 4 | 18 | 18 | 18 | ns |
| SDOUT Valid Setup Time Minimum | $\mathrm{t}_{30}$ | 2 | 4 | 30 | 80 | ns |
| SDOUT Valid Hold Time Minimum | $\mathrm{t}_{31}$ | 1 | 3 | 30 | 80 | ns |
| SCLK Last Edge to SYNC Delay Minimum | $\mathrm{t}_{35}$ | 3.25 | 4.25 | 6.25 | 10.75 | $\mu \mathrm{~s}$ |
| Busy High Width Maximum (Normal) | $\mathrm{t}_{35}$ | 3.5 | 4.5 | 6.5 | 11 | $\mu \mathrm{~s}$ |
| Busy High Width Maximum (Impulse) |  |  |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Values |
| :--- | :--- |
| Analog Input |  |
| INAx, INBx, REFx, INxN, REFGND | AVDD +0.3 V to |
| Ground Voltage Differences |  |
| $\quad$ AGND -0.3 V |  |
| Supply Voltages | $\pm 0.3 \mathrm{~V}$ |
| $\quad$ AVDD, DVDD, OVDD | -0.3 V to +7 V |
| AVDD to DVDD, AVDD to OVDD | $\pm 7 \mathrm{~V}$ |
| $\quad$ DVDD to OVDD | -0.3 V to +7 V |
| Digital Inputs | -0.3 V to DVDD +0.3 V |
| Internal Power Dissipation | 2.5 W |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range ${ }^{1}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range |  |
| $\quad 300^{\circ} \mathrm{C}$ |  |
| (Soldering 10 sec) |  |

${ }^{1}$ Specification is for device in free air: 48 -lead LFCSP, $\theta_{\mathrm{JA}}=26^{\circ} \mathrm{C} / \mathrm{W}$.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C L OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 2. Load Circuit for Digital Interface Timing


Figure 3. Voltage Reference Levels for Timing

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD. THE EPAD IS CONNECTED TO GROUND; HOWEVER, THIS CONNECTION IS NOT REQUIRED TO MEET SPECIFIED PERFORMANCE.

Figure 4. 48-Lead LFCSP (CP-48-1)


NOTES

1. EXPOSED PAD. THE EPAD IS CONNECTED TO GROUND; HOWEVER, THIS CONNECTION IS NOT REQUIRED TO MEET SPECIFIED PERFORMANCE.

Figure 5. 48-Lead LFCSP (CP-48-4)

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1,47,48 | AGND | P | Analog Power Ground Pin. |
| 2 | AVDD | P | Input Analog Power Pin. Nominally 5 V . |
| 3 | A0 | DI | Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted. |
| 4 | BYTESWAP | DI | Parallel Mode Selection ( $8 \mathrm{Bit}, 16 \mathrm{Bit}$ ). When LOW, the LSB is output on $\mathrm{D}[7: 0$ ] and the MSB is output on $\mathrm{D}[15: 8]$. When HIGH, the LSB is output on $\mathrm{D}[15: 8]$ and the MSB is output on $\mathrm{D}[7: 0]$. |
| 5 | $A / \bar{B}$ | DI | Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH, the data from Channel $A$ is read. In serial mode, when HIGH, Channel $A$ is output first followed by Channel B. When LOW, Channel B is output first followed by Channel A. |
| 6,20 | DGND | P | Digital Power Ground. |
| 7 | IMPULSE | DI | Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate. |
| 8 | SER/ $/ \overline{P A R}$ | DI | Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port. |
| 9, 10 | D[0:1] | DO | Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/ $\overline{\text { PAR }}$ is HIGH, these outputs are in high impedance. |
| 11,12 | D[2:3] or DIVSCLK[0:1] | DI/O | When SER $/ \overline{P A R}$ is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. When SER $/ \overline{P A R}$ is HIGH, EXT//INT is LOW, and RDC/SDIN is LOW, which is the serial master read after convert mode. These inputs, part of the serial port, are used to slow down the internal serial clock that clocks the data output. In the other serial modes, these inputs are not used. |
| 13 | $D[4]$ <br> or EXT//INT | DI/O | When SER $/ \overline{P A R}$ is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. <br> When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock called, respectively, master and slave mode. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input. |


| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 14 | $\mathrm{D}[5]$ <br> or INVSYNC | DI/O | When SER $/ \overline{\text { PAR }}$ is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. <br> When SER/ $\overline{P A R}$ is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW. |
| 15 | D[6] <br> or INVSCLK | DI/O | When SER $/ \overline{\text { PAR }}$ is LOW, this output is used as Bit 6 of the parallel port data output bus. When SER $/ \overline{\operatorname{PAR}}$ is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave modes. |
| 16 | D[7] <br> or RDC/SDIN | DI/O | When SER $/ \overline{P A R}$ is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. <br> When SER $/ \overline{\text { PAR }}$ is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input, depending on the state of EXT//INT. <br> When EXT//INT is HIGH, RDC/SDIN can be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 32 SCLK periods after the initiation of the read sequence. <br> When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the previous data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete. |
| 17 | OGND | P | Input/Output Interface Digital Power Ground. |
| 18 | OVDD | P | Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface ( 5 V or 3 V ). |
| 19,36 | DVDD | P | Digital Power. Nominally at 5 V . |
| 21 | D[8] <br> or SDOUT | DO | When SER $/ \overline{\text { PAR }}$ is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. <br> When SER $/ \overline{P A R}$ is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in a 32-bit on-chip register. The AD7655-EP provides the two conversion results, MSB first, from its internal shift register. The order of channel outputs is controlled by $A / \bar{B}$. In serial mode, when EXT//INT is LOW, SDOUT is valid on both edges of SCLK. <br> In serial mode, when EXT//INT is HIGH: <br> If INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge. <br> If INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge. |
| 22 | D[9] <br> or SCLK | DI/O | When SER/ $\overline{P A R}$ is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus. When SER $/ \overline{\mathrm{PAR}}$ is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, depends upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends on the logic state of the INVSCLK pin. |
| 23 | D[10] or SYNC | DO | When SER $/ \overline{P A R}$ is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus. When SER/ $\overline{\mathrm{PAR}}$ is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT//INT $=$ Logic LOW). <br> When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and frames SDOUT. After the first channel is output, SYNC is pulsed LOW. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid. After the first channel is output, SYNC is pulsed HIGH. |
| 24 | D[11] <br> or RDERROR | DO | When SER/ $\overline{\text { PAR }}$ is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus. When SER/PAR is HIGH and EXT//INT is HIGH, this output, part of the serial port, is used as an incomplete read error flag. In slave mode, when a data read is started but not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH. |
| 25 to 28 | D[12:15] | DO | Bit 12 to Bit 15 of the parallel port data output bus. When SER/ $\overline{\text { PAR }}$ is HIGH, these outputs are in high impedance. |
| 29 | BUSY | DO | Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the two conversions are complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used as a data ready clock signal. |
| 30 | $\overline{\text { EOC }}$ | DO | End of Convert Output. Goes LOW at each channel conversion. |
| 31 | $\overline{\mathrm{RD}}$ | DI | Read Data. When $\overline{C S}$ and $\overline{\mathrm{RD}}$ are both LOW, the interface parallel or serial output bus is enabled. |
| 32 | $\overline{C S}$ | DI | Chip Select. When $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are both LOW, the interface parallel or serial output bus is enabled. $\overline{\mathrm{CS}}$ is also used to gate the external serial clock. |
| 33 | RESET | DI | Reset Input. When set to a logic HIGH, reset the AD7655-EP. Current conversion, if any, is aborted. If not used, this pin could be tied to DGND. |
| 34 | PD | DI | Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current conversion is completed. |


| Pin No. | Mnemonic | Type $^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| 35 | $\overline{\text { CNVST }}$ | DI | Start Conversion. A falling edge on $\overline{\text { CNVST }}$ puts the internal sample-and-hold into the hold state and <br> initiates a conversion. In impulse mode (IMPULSE $=$ HIGH), if $\overline{\text { CNVST }}$ is held LOW when the acquisition <br> phase ( $t_{8}$ ) is complete, the internal sample-and-hold is put into the hold state and a conversion is <br> immediately started. |
| 37 | REF | AI | This input pin is used to provide a reference to the converter. |
| 38 | REFGND | AI | Reference Input Analog Ground. |
| 39,41 | INB1, INB2 | AI | Channel B Analog Inputs. |
| 40,45 | INBN, INAN | AI | Analog Inputs Ground Senses. Allow to sense each channel ground independently. <br> These inputs are the references applied to Channel A and Channel B, respectively. <br> 42,43 |
| REFB, REFA | AI | Channel A Analog Inputs. |  |
| 44,46 | INA2, INA1 | AI | Exposed Pad. The exposed pad is connected to ground; however, this connection is not required to <br> meet specified performance. |

${ }^{1} \mathrm{Al}=$ input; $\mathrm{DI}=$ digital input; $\mathrm{DO}=$ digital output; $\mathrm{DI} / \mathrm{O}=$ bidirectional digital; $\mathrm{P}=$ power.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 6. 48-Lead Lead Frame Chip Scale Package [LFCSP] $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body and 0.85 mm Package Height (CP-48-1)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WKKD-4
Figure 7. 48-Lead Lead Frame Chip Scale Package [LFCSP]
$7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-48-4)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD7655SCP-EP-RL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-48-1 |
| AD7655SCPZ-EP-RL | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-48-4 |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ

