

# Dual Fractional-N/Integer-N Frequency Synthesizer

Data Sheet ADF4252

#### **FEATURES**

3.0 GHz fractional-N/1.2 GHz integer-N
2.7 V to 3.3 V power supply
Separate V<sub>P</sub> allows extended tuning voltage to 5 V
Programmable dual modulus prescaler
RF: 4/5, 8/9
IF: 8/9, 16/17, 32/33, 64/65

Programmable charge pump currents

3-wire serial interface

**Digital lock detect** 

Power-down mode

Programmable modulus on fractional-N synthesizer Trade off noise vs. spurious performance

#### **APPLICATIONS**

Base stations for mobile radio (GSM, PCS, DCS, CDMA, WCDMA)
Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA)
Wireless LANs
Communications test equipment
CATV equipment

#### **GENERAL DESCRIPTION**

The ADF4252 is a dual fractional-N/integer-N frequency synthesizer that can be used to implement local oscillators (LO) in the upconversion and downconversion sections of wireless receivers and transmitters. Both the RF and IF synthesizers consist of a low noise digital phase frequency detector (PFD), a precision charge pump, and a programmable reference divider. The RF synthesizer has a  $\Sigma\text{-}\Delta\text{-based}$  fractional interpolator that allows programmable fractional-N division. The IF synthesizer has programmable integer-N counters. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO).

Control of all the on-chip registers is via a simple 3-wire interface. The device operates with a power supply ranging from 2.7 V to 3.3 V and can be powered down when not in use.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

## **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	3
Specifications	4
Timing Characteristics	5
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8
Detailed Functional Block Diagram	12
Theory of Operation	13
Reference Input Section	13
RF and IF Input Stage	13
RF INT Divider	13
INT, FRAC, MOD, and R Relationship	13
RF R Counter	13
IF R Counter	13
IF Prescaler (P/P + 1)	14
IF A and B Counters	14
Pulse Swallow Function	14
Phase Frequency Detector (PFD) and Charge Pump	14
MUXOUT and Lock Detect	14
Lock Detect	14
Input Shift Register	14
Register Maps	15
Register Descriptions	23

	RF N Divider Register (Address R0)	23
	RF R Divider Register (Address R1)	23
	RF Control Register (Address R2)	23
	Master Register (Address R3)	24
	IF N Divider Register (Address R4)	24
	IF R Divider Register (Address R5)	25
	IF Control Register (Address R6)	25
D	Pevice Programming after Initial Power-Up	26
	RF and IF Synthesizers Operational	26
	RF Synthesizer Operational, IF Power-Down	26
	IF Synthesizer Operational, RF Power-Down	26
	RF Synthesizer: An Example	26
	IF Synthesizer: An Example	26
	Modulus	26
	Reference Doubler and Reference Divider	26
	12-Bit Programmable Modulus	26
	Spurious Optimization and Fastlock	27
	Spurious Signals—Predicting Where They Appear	27
	Prescaler	27
	Filter Design—ADIsimPLL	27
Ir	nterfacing	28
	ADuC812 Interface	28
	ADSP-2181 Interface	28
P	CB Design Guidelines for Chip Scale Package	29
С	Outline Dimensions	30
	Ordering Guide	30

#### **REVISION HISTORY**

8/2019—Rev. D to Rev. E	
Changes to RF Phase Resync Section	25
Changes to RF Synthesizer Operational, IF Power-Down	1
Section and IF Synthesizer Operational, RF Power-Dow	'n
Section	26
3/2019—Rev. C to Rev. D	
Changes to RF Synthesizer Operational, IF Power-Down So	
and IF Synthesizer Operational, RF Power-Down Sectio	n26
Updated Outline Dimensions	30
Changes to Ordering Guide	30
9/2015—Rev. B to Rev. C	
Updated LayoutU	Jniversal
Changed CP-24 to CP-24-10U	Jniversal
Changes to Table 1	4
Changes to Table 3	6
Changes to Figure 3 and Table 4	7
Added Detailed Functional Block Diagram Section	12
Changed Circuit Description Section to Theory of Oper	ation
Section	13
Changes to INT, FRAC, MOD, and R Relationship Secti	on13
Added Register Maps Section	15
Changed Table II to Figure 34	15
Changed Table III to Figure 35	16
Changed Table III to rigure 33	

Changed Table IV to Figure 36	.17
Changed Table V to Figure 37	.18
Changed Table VI to Figure 38	.19
Changed Table VII to Figure 39	.20
Changed Table VIII to Figure 40	
Changed Table IX to Figure 41	
Deleted Note 1 and Note 2, Noise and Spur Setting Section	
Changes to ADSP-2181 Interface Section and Figure 43	.28
Updated Outline Dimensions	.30
Changes to Ordering Guide	.30
10/2003—Rev. A to Rev. B	
Change to Specifications	2
Change to Timing Characteristics	
Change to Absolute Maximum Ratings	
Change to Ordering Guide	
Inserted Lock Detect section	
Change to Outline Dimensions	

## **SPECIFICATIONS**

 $V_{\rm DD}1 = V_{\rm DD}2 = V_{\rm DD}3 = DV_{\rm DD} = 3~V \pm 10\%, DV_{\rm DD} < V_{\rm P}1, V_{\rm P}2 < 5.5~V, GND = 0~V, R_{\rm SET} = 2.7~k\Omega, dBm~referred~to~50~\Omega, T_{\rm A} = T_{\rm MIN}~to~T_{\rm MAX}, unless~otherwise~noted.$ 

Table 1.

Parameter <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions/Comments
RF CHARACTERISTICS					
RF Input Frequency (RF <sub>IN</sub> A, RF <sub>IN</sub> B) <sup>2</sup>	0.25		3.0	GHz	
RF Input Sensitivity	-10		0	dBm	
RF Input Frequency (RF <sub>IN</sub> A, RF <sub>IN</sub> B) <sup>2</sup>	0.1		3.0	GHz	Input level = -8 dBm minimum, 0 dBm maximum
RF Phase Detector Frequency			30	MHz	Guaranteed by design
Allowable Prescaler Output Frequency			375	MHz	
IF CHARACTERISTICS					
IF Input Frequency (IF <sub>IN</sub> A, IF <sub>IN</sub> B) <sup>2</sup>	50		1200	MHz	
IF Input Sensitivity	-10		0	dBm	
IF Phase Detector Frequency			55	MHz	Guaranteed by design
Allowable Prescaler Output Frequency			150	MHz	
REFERENCE CHARACTERISTICS					
REF <sub>IN</sub> Input Frequency			250	MHz	For f < 10 MHz, use dc-coupled square wave (0 V to V <sub>DD</sub> )
REF <sub>IN</sub> Input Sensitivity	0.5		$V_{DD}1$	V p-p	AC-coupled; when dc-coupled, use 0 V to V <sub>DD</sub> max (CMOS-compatible)
REF <sub>IN</sub> Input Current			±100	μΑ	
REF <sub>IN</sub> Input Capacitance			10	pF	
CHARGE PUMP					
RF I <sub>CP</sub> Sink/Source					See Figure 37
High Value		4.375		mA	
Low Value		625		μΑ	
IF I <sub>CP</sub> Sink/Source					See Figure 41
High Value		5		mA	
Low Value		625		μΑ	
I <sub>CP</sub> Three-State Leakage Current		1		nA	
RF Sink and Source Current Matching		2		%	$0.5 \text{ V} < V_{CP} < V_P - 0.5$
R <sub>SET</sub> Range	1.5	2.7	5.6	kΩ	See Figure 37
IF Sink and Source Current Matching		2		%	
$I_{CP}$ vs. $V_{CP}$		2		%	$0.5 \text{ V} < \text{V}_{CP} < \text{V}_{P} - 0.5$
I <sub>CP</sub> vs. Temperature		2		%	$V_{CP} = V_P/2$
LOGIC INPUTS					
V <sub>INH</sub> , Input High Voltage	1.35			V	
V <sub>INL</sub> , Input Low Voltage			0.6	V	
I <sub>INH</sub> /I <sub>INL</sub> , Input Current			±1	μΑ	
C <sub>IN</sub> Input Capacitance			10	pF	
LOGIC OUTPUTS					
V <sub>OH</sub> , Output High Voltage	$V_{DD}-0.4$			V	I <sub>OH</sub> = 0.2 mA
V <sub>OL</sub> , Output Low Voltage			0.4	V	$I_{OL} = 0.2 \text{ mA}$

Parameter <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions/Comments
POWER SUPPLIES					
$V_{DD}1, V_{DD}2, V_{DD}3$	2.7		3.3	V	
$DV_DD$	V <sub>DD</sub> 1			V	
$V_P1, V_P2$	$V_{DD}1$		5.5	V	
$I_{DD}^3$					
RF + IF		13	16	mA	
RF Only		10	13	mA	
IF Only		4	5.5	mA	
Power-Down Mode		1		μΑ	
RF NOISE AND SPURIOUS CHARACTERISTICS					
Noise Floor		-141		dBc/Hz	At 20 MHz PFD frequency
In-Band Phase Noise Performance <sup>4</sup>					At VCO output
Lowest Spur Mode		-90		dBc/Hz	$R_{FOUT} = 1.8 \text{ GHz}, PFD = 20 \text{ MHz}$
Low Noise and Spur Mode		-95		dBc/Hz	$R_{FOUT} = 1.8 \text{ GHz}, PFD = 20 \text{ MHz}$
Lowest Noise Mode		-103		dBc/Hz	$R_{FOUT} = 1.8 \text{ GHz}, PFD = 20 \text{ MHz}$
Spurious Signals					See the Typical Performance Characteristics section

 $<sup>^{1}</sup>$  Operating temperature range =  $-40^{\circ}$ C to  $+85^{\circ}$ C.

#### **TIMING CHARACTERISTICS**

 $V_{DD}1 = V_{DD}2 = V_{DD}3 = DV_{DD} = 3~V \pm 10\%, DV_{DD} < V_{P}1, V_{P}2 < 5.5~V, GND = 0~V, unless otherwise noted.$ 

Table 2.

Parameter <sup>1</sup>	Limit at T <sub>MIN</sub> to T <sub>MAX</sub>	Unit	Test Conditions/Comments	
t <sub>1</sub>	10	ns min	LE setup time	
$t_2$	10	ns min	DATA to CLOCK setup time	
t <sub>3</sub>	10	ns min	DATA to CLOCK hold time	
t <sub>4</sub>	25	ns min	CLOCK high duration	
$t_5$	25	ns min	CLOCK low duration	
$t_6$	10	ns min	CLOCK to LE setup time	
t <sub>7</sub>	20	ns min	LE pulse width	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, but not production tested.




Figure 2. Timing Diagram

<sup>&</sup>lt;sup>2</sup> Use a square wave for frequencies less than  $f_{MIN}$ . <sup>3</sup> RF = 1 GHz, RF PFD = 10 MHz, MOD = 4095, IF = 500 MHz, IF PFD = 200 kHz, REF = 10 MHz,  $V_{DD}$  = 3 V,  $V_{P1}$  = 5 V, and  $V_{P2}$  = 3 V.

 $<sup>^4</sup>$  The in-band phase noise is measured with the EVAL-ADF4252EB2 evaluation board and the HP5500E phase noise test system. The spectrum analyzer provides the REFIN for the synthesizer ( $f_{REFOUT} = 10$  MHz at 0 dBm).  $f_{OUT} = 1.74$  GHz,  $f_{REF} = 20$  MHz, N = 87, MOD = 100, Channel Spacing = 200 kHz,  $V_{DD} = 3.3$  V, and  $V_P = 5$  V.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter <sup>1</sup>	Rating
$V_{DD}1$ , $V_{DD}2$ , $V_{DD}3$ , $DV_{DD}$ to $GND^2$	−0.3 V to +4 V
REF <sub>IN</sub> , RF <sub>IN</sub> A, RF <sub>IN</sub> B to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
RFINA to RFINB	±600 mV
V <sub>P</sub> 1, V <sub>P</sub> 2 to GND	-0.3 V to +5.8 V
$V_P1$ , $V_P2$ to $V_{DD}1$	−3.3 V to +3.5 V
Digital Input/Output Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Analog Input/Output Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
LFCSP $\theta_{JA}$ Thermal Impedance	122°C/W
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	40 sec

 $<sup>^{1}</sup>$  This device is a high performance RF integrated circuit with an ESD rating of  $<\!2~k\Omega,$  and it is ESD sensitive. Proper precautions must be taken for handling and assembly.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> GND is CP<sub>GND</sub>1, A<sub>GND</sub>1, D<sub>GND</sub>, A<sub>GND</sub>2, and CP<sub>GND</sub>2.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Function
1	CP <sub>RF</sub>	RF Charge Pump Output. This pin is normally connected to a loop filter that drives the input to an external VCO.
2	CP <sub>GND</sub> 1	RF Charge Pump Ground.
3	RFINA	Input to the RF Prescaler. This small signal input is normally taken from the VCO.
4	RF <sub>IN</sub> B	Complementary Input to the RF Prescaler.
5	A <sub>GND</sub> 1	Analog Ground for the RF Synthesizer.
6	MUXOUT	This multiplexer output allows either the RF or IF lock detect, the scaled RF or IF, or the scaled reference frequency to be accessed externally.
7	REF <sub>IN</sub>	Reference Input. This pin is a CMOS input with a nominal threshold of $V_{DD}/2$ and an equivalent input resistance of 100 k $\Omega$ . This input can be driven from a TTL or CMOS crystal oscillator.
8	REFOUT	Reference Output.
9	$D_{GND}$	Digital Ground for the Fractional Interpolator.
10	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
11	DATA	Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a high impedance CMOS input.
12	LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the seven latches, the latch being selected using the control bits.
13	R <sub>SET</sub>	Connecting a resistor between this pin and ground sets the minimum charge pump output current. The relationship between $I_{CP}$ and $R_{SET}$ is $I_{CP\_MIN} = 1.6875/R_{SET}$ . Therefore, with $R_{SET} = 2.7 \text{ k}\Omega$ , $I_{CP\_MIN} = 0.625 \text{ m}A$ .
14	A <sub>GND</sub> 2	Ground for the IF Synthesizer.
15	IF <sub>IN</sub> B	Complementary Input to the IF Prescaler.
16	IF <sub>IN</sub> A	Input to the IF Prescaler. This small signal input is normally taken from the IF VCO.
17	DV <sub>DD</sub>	Positive Power Supply for the Fractional Interpolator Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. DV <sub>DD</sub> must have the same voltage as $V_{DD}1$ , $V_{DD}2$ , and $V_{DD}3$ .
18	CP <sub>GND</sub> 2	IF Charge Pump Ground.
19	CP <sub>IF</sub>	IF Charge Pump Output. This pin is normally connected to a loop filter that drives the input to an external VCO.
20	V <sub>P</sub> 2	IF Charge Pump Power Supply. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. This voltage must be greater than or equal to $V_{DD}2$ .
21	V <sub>DD</sub> 2	Positive Power Supply for the IF Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}2$ has a value 3 V $\pm$ 10%. $V_{DD}2$ must have the same voltage as $V_{DD}1$ , $V_{DD}3$ , and $DV_{DD}$ .
22	V <sub>DD</sub> 3	Positive Power Supply for the RF Digital Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}3$ has a value $3 \text{ V} \pm 10\%$ . $V_{DD}3$ must have the same voltage as $V_{DD}1$ , $V_{DD}2$ , and $DV_{DD}$ .
23	V <sub>DD</sub> 1	Positive Power Supply for the RF Analog Section. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. $V_{DD}1$ has a value 3 V $\pm$ 10%. $V_{DD}1$ must have the same voltage as $V_{DD}2$ , $V_{DD}3$ , and $DV_{DD}$ .
24	V <sub>P</sub> 1	RF Charge Pump Power Supply. Decoupling capacitors to the ground plane must be placed as close as possible to this pin. This voltage must be greater than or equal to V <sub>DD</sub> 1.
	EPAD	Exposed Pad. The exposed pad must be connected to A <sub>GND</sub> .

#### TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4 to Figure 15 attained using the EVAL-ADF4252EB1 evaluation board; measurements from HP8562E spectrum analyzer.




Figure 4. Phase Noise Plot, Lowest Noise Mode, 1.7518 GHz RFουτ, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 5. Phase Noise Plot, Low Noise and Spur Mode, 1.7518 GHz RFouт, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 6. Phase Noise Plot, Lowest Spur Mode, 1.7518 GHz RF<sub>OUT</sub>, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 7. Spurious Plot, Lowest Noise Mode, 1.7518 GHz RFouт, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 8. Spurious Plot, Low Noise and Spur Mode, 1.7518 GHz RFouт, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 9. Spurious Plot, Lowest Spur Mode, 1.7518 GHz RF<sub>ΟυΤ</sub>, 10 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 10. Phase Noise Plot, Lowest Noise Mode, 1.7518 GHz RFouт, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 11. Phase Noise Plot, Low Noise and Spur Mode, 1.7518 GHz RF<sub>OUT</sub>, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 12. Phase Noise Plot, Lowest Spur Mode, 1.7518 GHz RF<sub>OUT</sub>, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 13. Spurious Plot, Lowest Noise Mode, 1.7518 GHz RF<sub>ΟυΤ</sub>, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 14. Spurious Plot, Low Noise and Spur Mode, 1.7518 GHz RF<sub>OUT</sub>, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution




Figure 15. Spurious Plot, Lowest Spur Mode, 1.7518 GHz RF<sub>OUT</sub>, 20 MHz PFD Frequency, 200 kHz Channel Step Resolution

For Figure 16 to Figure 21, across all fractional channel steps from f = 0/130 to f = 129/130,  $RF_{OUT} = 1.45$  GHz, INT = 55,  $REF_{IN} = 26$  MHz, and loop bandwidth = 40 kHz. Plots attained using the EVAL-ADF4252EB2 evaluation board.




Figure 16. In-Band Phase Noise vs. Frequency




Figure 17. 100 kHz Spur vs. Frequency




Figure 18. 200 kHz Spur vs. Frequency




Figure 19. 400 kHz Spur vs. Frequency




Figure 20. 600 kHz Spur vs. Frequency




Figure 21. 3 MHz Spur vs. Frequency




Figure 22. RF Input Sensitivity




Figure 23. IF Input Sensitivity




Figure 24. Phase Noise (Referred to CP Output) vs. PFD Frequency, RF Side




Figure 25. Phase Noise (Referred to CP Output) vs. PFD Frequency, IF Side




Figure 26. RF Charge Pump Output Characteristics




Figure 27. IF Charge Pump Output Characteristics

## **DETAILED FUNCTIONAL BLOCK DIAGRAM**




Figure 28. Detailed Functional Block Diagram

## THEORY OF OPERATION REFERENCE INPUT SECTION

The reference input stage is shown in Figure 29. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed, and SW1 and SW2 are opened. This ensures that there is no loading of the REFIN pin on power-down.




Figure 29. Reference Input Stage

#### **RF AND IF INPUT STAGE**

The RF input stage is shown in Figure 30. The IF input stage is the same. It is followed by a two-stage limiting amplifier to generate the CML clock levels needed for the N counter.




Figure 30. RF Input Stage

#### **RF INT DIVIDER**

The RF INT CMOS counter allows a division ratio in the PLL feedback counter. Division ratios from 31 to 255 are allowed.

#### INT, FRAC, MOD, AND R RELATIONSHIP

The INT, FRAC, and MOD values, in conjunction with the RF R counter, make it possible to generate output frequencies that are spaced by fractions of the RF phase frequency detector (PFD). The equation for the RF VCO frequency (RF<sub>OUT</sub>) is

$$RF_{OUT} = f_{PFD} \times \left( INT + \frac{FRAC}{MOD} \right)$$
 (1)

where

 $RF_{OUT}$  is the output frequency of external VCO.  $f_{PFD}$  is the PFD frequency (see Equation 2). *INT* is the preset divide ratio of the binary 8-bit counter (31 to 255). FRAC is the preset fractional ratio of the binary 12-bit programmable FRAC counter (0 to MOD). MOD is the preset modulus ratio of the binary 12-bit programmable FRAC counter (2 to 4095).


$$f_{PFD} = REF_{IN} \times \frac{(1+D)}{R} \tag{2}$$

where:

 $REF_{IN}$  is the reference input frequency.

*D* is the RF REF<sub>IN</sub> doubler bit.

*R* is the preset divide ratio of the binary 4-bit programmable reference counter (1 to 15).



#### **RF R COUNTER**

The 4-bit RF R counter allows the input reference frequency ( $REF_{IN}$ ) to be divided down to produce the reference clock to the RF PFD. Division ratios from 1 to 15 are allowed.

#### IF R COUNTER

The 15-bit IF R counter allows the input reference frequency ( $REF_{IN}$ ) to be divided down to produce the reference clock to the IF PFD. Division ratios from 1 to 32,767 are allowed.

#### IF PRESCALER (P/P + 1)

The dual modulus IF prescaler (P/P + 1), along with the IF A and B counters, enables the large division ratio, N, to be realized (N = PB + A). Operating at CML levels, the prescaler takes the clock from the IF input stage and divides it down to a manageable frequency for the CMOS IF A and B counters.

#### **IF A AND B COUNTERS**

The IF A and B CMOS counters combine with the dual modulus IF prescaler to allow a wide ranging division ratio in the PLL feedback counter. The counters are guaranteed to work when the prescaler output is 150 MHz or less.

#### **PULSE SWALLOW FUNCTION**

The IF A and B counters, in conjunction with the dual modulus IF prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency divided by R. See the Device Programming after Initial Power-Up section for examples. The equation for the IF VCO (IF $_{\rm OUT}$ ) frequency is

$$IF_{OUT} = [(P \times B) + A] \times f_{PFD}$$
(3)

where:

 $IF_{OUT}$  is the output frequency of the external VCO. P is the preset modulus of IF dual modulus prescaler. B is the preset divide ratio of the binary 12-bit counter (3 to 4095). A is the preset divide ratio of the binary 6-bit swallow counter (0 to 63).

 $f_{PFD}$  is obtained using Equation 2.

## PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. Figure 32 is a simplified schematic. The antibacklash pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.




Figure 32. PFD Simplified Schematic

#### MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4252 allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M4, M3, M2, and M1 in the master register. Table 5 shows the full truth table. Figure 33 shows the MUXOUT section in block diagram format.




Figure 33. MUXOUT Circuit

#### **LOCK DETECT**

MUXOUT can be programmed for two types of lock detect: digital and analog. Digital is active high. The N-channel opendrain analog lock detect must be operated with an external pull-up resistor of 10 k $\Omega$  nominal. When lock has been detected, this output is high with narrow low going pulses.

#### **INPUT SHIFT REGISTER**

Data is clocked in on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the input register to one of seven latches on the rising edge of LE. The destination latch is determined by the state of the three control bits (C2, C1, and C0) in the shift register. These are the three LSBs: DB2, DB1, and DB0, as shown in Figure 2. The truth table for these bits is shown in Table 5. Figure 34 summarizes how the registers are programmed.

**Table 5. Control Bit Truth Table** 

C2	<b>C</b> 1	CO	Data Latch
0	0	0	RF N divider register
0	0	1	RF R divider register
0	1	0	RF control register
0	1	1	Master register
1	0	0	IF N divider register
1	0	1	IF R divider register
_11	1	0	IF control register

## **REGISTER MAPS**

#### RF N DIVIDER REGISTER

RESERVED		8-BIT RF INTEGER VALUE (INT)								12-BIT RF FRACTIONAL VALUE (FRAC)										CONTROL BITS			
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P1	N8	N7	N6	N5	N4	N3	N2	N1	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	C3 (0)	C2 (0)	C1 (0)

#### RF R DIVIDER REGISTER

PRESCALER	RF REF IN DOUBLER	4-B	IT RF R	COUNT	ER				12-BIT	INTERP	OLATO	R MODU	JLUS V	ALUE (M	IOD)			С	ONTRO BITS	L
DB20	DB19	DB18	DB17	DB16	DB15	DB14	B14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3								DB2	DB1	DB0			
Р3	P2	R4	R3	R2	R1	M12	2 M11 M10 M9 M8 M7 M6 M5 M4 M3 M2 M1 (										C3 (0)	C2 (0)	C1 (1)	

#### RF CONTROL REGISTER

NOISE AND SPUR SETTING 3	R	RESERVED		NOISE AND SPUR SETTING 2	RF CURF SET	RENT	RESERVED	RF PD POLARITY	NOISE AND SPUR SETTING 1	RF POWER- DOWN	RF CP THREE- STATE	COUNTER RESET	C	CONTRO BITS	L
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
N3	Т3	T2	T1	N2	CP2	CP1	0	P8	N1	P6	P5	P4	C3 (0)	C2 (1)	C1 (0)

#### MASTER REGISTER

	михоит				POWER- DOWN	CP THREE- STATE	COUNTER	(	CONTRO	)L
DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
M4	М3	M2	M1	P12	P11	P10	P9	C3 (0)	C2 (1)	C1 (1)

#### IF N DIVIDER REGISTER

IF CP GAIN	IF PRESC	: CALER					12	:-BIT IF	B COU	NTER						6-	BIT IF /	A COUN	TER		C	ONTRO BITS	۱L
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P15	P14	P13	B12	B11	B10	В9	В8	В7	В6	В5	В4	В3	B2	B1	A6	A5	A4	А3	A2	A1	C3 (1)	C2 (0)	C1 (0)

#### IF R DIVIDER REGISTER

IF REF <sub>IN</sub> DOUBLER							15-BIT I	F R COI	JNTER							C	CONTRO	)L
DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C3 (1)	C2 (0)	C1 (1)

#### IF CONTROL REGISTER

RF PI RES		RESE	RVED	RF PHASE RESYNC		P CURR SETTING		IF PD POLARITY	IF LDP	IF POWER- DOWN	IF CP THREE- STATE	IF COUNTER RESET	C	ONTRO	)L	
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	],
PR3	PR2	Т8	Т7	PR1	CP3	CP2	CP1	P21	P20	P19	P18	P17	C3 (1)	C2 (1)	C1 (0)	

Figure 34. Register Summary

\*WHEN P = 8/9, N<sub>MIN</sub> = 91

Figure 35. RF N Divider Register Map




Figure 36. RF R Divider Register Map




Figure 37. RF Control Register Map




Figure 38. Master Register Map

IF CP GAIN	IF PRESC						12	:-BIT IF	в сои	NTER*						6	-BIT IF	A COUN	TER*		c	ONTRO	L
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P15	P14	P13	B12	B11	B10	В9	В8	B7	В6	B5	B4	В3	B2	B1	A6	A5	A4	A3	A2	A1	C3 (1)	C2 (0)	C1 (0)
P15 0 1	P1/ 0 0 1 1 1 1 DISAI ENAB	GAIN BLED	)	PRES/ 8/9 16/17 32/33 64/65	CALER	VALUE								A6 0 0 0 		A5 0 0 0 0 1		A2 0 0 1 1 1 	2	A1 0 1 0 1 0		A COUNT DIVIDE 0 1 2 3	
			B12		B11	B10		· · · · ·	В3		B2	B1		B COUN									
			0	0	)	0			0		1	1		3									
			ő	ď		0			1		Ö	Ö		4									
			-						•														
												:											
			1	1		1			1		0	0		4092									
			1	1		1			1		0	1		4093									
			1	1		1			1		1	0		4094									
			1	1	l	1			1		1	1		4095									-039

\*N = BP + A, P IS PRESCALER VALUE. B MUST BE GREATER THAN OR EQUAL TO A FOR CONTIGUOUS VALUES OF N,  $N_{MIN}IS$  (P<sup>2</sup> – P) .

Figure 39. IF N Divider Register Map




Figure 40. IF R Divider Register Map




Figure 41. IF Control Register Map

#### REGISTER DESCRIPTIONS

#### **RF N DIVIDER REGISTER (ADDRESS R0)**

With Bits[2:0] of R0 set to 000, the on-chip RF N divider register is programmed. Figure 35 shows the input data format for programming this register.

#### 8-Bit RF INT Value

These eight bits control what is loaded as the INT value. INT is used to determine the overall feedback division factor. It is used in Equation 1.

#### 12-Bit RF FRAC Value

These 12 bits control what is loaded as the FRAC value into the fractional interpolator. FRAC is part of what determines the overall feedback division factor. It is used in Equation 1. The FRAC value must be less than or equal to the value loaded into the MOD register.

#### **RF R DIVIDER REGISTER (ADDRESS R1)**

With Bits[2:0] of R1 set to 001, the on-chip RF R divider register is programmed. Figure 36 shows the input data format for programming this register.

#### RF Prescaler (P/P + 1)

The RF dual-modulus prescaler (P/P +1), along with the INT, FRAC, and MOD counters, determine the overall division ratio from the RF $_{\rm IN}$  to the PFD input. Operating at CML levels, the prescaler takes the clock from the RF input stage and divides it down to a manageable frequency for the CMOS counters. The prescaler is based on a synchronous 4/5 core (see Figure 36).

#### **RF REFIN Doubler**

Setting this bit to 0 feeds the REF $_{\rm IN}$  signal directly to the 4-bit RF R counter, disabling the doubler. Setting this bit to 1 multiplies the REF $_{\rm IN}$  frequency by a factor of 2 before feeding into the 4-bit RF R counter. When the doubler is disabled, the REF $_{\rm IN}$  falling edge is the active edge at the PFD input to the fractional-N synthesizer. When the doubler is enabled, both the rising and falling edges of REF $_{\rm IN}$  become active edges at the PFD input.

When the doubler is enabled and lowest spur mode is chosen, the in-band phase noise performance is sensitive to the REF $_{\rm IN}$  duty cycle. The phase noise degradation can be as much as 5 dB for REF $_{\rm IN}$  duty cycles outside a 45% to 55% range. The phase noise is insensitive to REF $_{\rm IN}$  duty cycle in the lowest noise mode and in low noise and spur mode. The phase noise is insensitive to the REF $_{\rm IN}$  duty cycle when the doubler is disabled.

#### 4-Bit RF R Counter

The 4-bit RF R counter allows the input reference frequency (REF $_{\rm IN}$ ) to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 15 are allowed.

#### 12-Bit Interpolator Modulus

This programmable register sets the fractional modulus. The fractional modulus is the ratio of the PFD frequency to the channel step resolution on the RF output.

#### **RF CONTROL REGISTER (ADDRESS R2)**

With Bits[2:0] of R2 set to 010, the on-chip RF control register is programmed. Figure 37 shows the input data format for programming this register. Upon initialization, DB15 to DB11 must all be set to 0.

#### **Noise and Spur Setting**

The noise and spur setting (Bit 15, Bit 11, and Bit 06 of R2) is a feature that allows the user to optimize his or her design either for improved spurious performance or for improved phase noise performance. When set to 000, the lowest spurs setting is chosen. In this setting, dither is enabled. This randomizes the fractional quantization noise so that it looks more like white noise than spurious noise, which means that the device is optimized for improved spurious performance. This operation is normally used when the PLL closed-loop bandwidth is wide for fast locking applications. A wide-loop filter does not attenuate the spurs to a level that a narrow-loop bandwidth does. When these bits are set to 001, the low noise and spur setting is enabled. In this setting, dither is disabled. This optimizes the synthesizer to operate with improved noise performance. However, the spurious performance is degraded in this mode compared to the lowest spurs setting. To improve noise performance even further, another option is available that reduces the phase noise. This is the lowest noise setting: 111. As well as disabling the dither, it also ensures that the charge pump is operating in an optimum region for noise performance. This setting is extremely useful where a narrow-loop filter bandwidth is available. The synthesizer ensures extremely low noise, and the filter attenuates the spurs. The Typical Performance Characteristics section gives the user an idea of the trade-off in a typical WCDMA setup for the different noise and spur settings.

#### **RF Counter Reset**

DB3 is the RF counter reset bit for the ADF4252. When this bit is 1, the RF synthesizer counters are held in reset. For normal operation, this bit must be 0.

#### **RF Charge Pump Three-State**

This bit puts the charge pump into three-state mode when programmed to a 1. It must be set to 0 for normal operation.

#### RF Power-Down

DB5 on the ADF4252 provides the programmable power-down mode. Setting this bit to a 1 performs a power-down on both the RF and IF sections. Setting this bit to 0 returns the RF and IF sections to normal operation. While in software power-down, the device retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

- 1. All active RF dc current paths are removed.
- 2. The RF synthesizer counters are forced to their load state conditions.
- 3. The RF charge pump is forced into three-state mode.
- 4. The RF digital lock detect circuitry is reset.
- 5. The  $RF_{IN}$  input is debiased.
- 6. The input register remains active and capable of loading and latching data.

#### **RF Phase Detector Polarity**

DB7 on the ADF4252 sets the RF phase detector polarity. When the VCO characteristics are positive, this bit must be set to 1. When VCO characteristics are negative, this bit must be set to 0.

#### **RF Charge Pump Current Setting**

DB9 and DB10 set the RF charge pump current setting. This must be set to whatever charge pump current the loop filter has been designed with (see Figure 37).

#### **RF Test Modes**

These bits must be set to 000 for normal operation.

#### **MASTER REGISTER (ADDRESS R3)**

With Bits[2:0] of R3 set to 011, the on-chip master register is programmed. Figure 38 shows the input data format for programming the master register.

#### **RF and IF Counter Reset**

DB3 is the counter reset bit for the ADF4252. When this bit is 1, both the RF and IF R, INT, and MOD counters are held in reset. For normal operation, this bit must be 0. Upon power-up, the DB3 bit must be disabled, and the INT counter resumes counting in close alignment with the R counter (the maximum error is one prescaler cycle).

#### **Charge Pump Three-State**

This bit puts both the RF and IF charge pump into three-state mode when programmed to a 1. It must be set to 0 for normal operation.

#### Power-Down

Bit 3 of R3 on the ADF4252 provides the programmable power-down mode. Setting this bit to a 1 performs a power-down on both the RF and IF sections. Setting this bit to 0 returns the RF and IF sections to normal operation. While in software power-

down, the device retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

- 1. All active dc current paths are removed.
- 2. The RF and IF counters are forced to their load state conditions.
- 3. The RF and IF charge pumps are forced into three-state mode.
- 4. The digital lock detect circuitry is reset.
- 5. The RF<sub>IN</sub> input and IF<sub>IN</sub> input are debiased.
- 6. The oscillator input buffer circuitry is disabled.
- 7. The input register remains active and capable of loading and latching data.

#### **XO** Disable

Setting this bit to 1 disables the REF<sub>OUT</sub> circuitry. This is set to 1 when using an external TCXO, VCXO, or other reference sources. This is set to 0 when using the REF<sub>IN</sub> and REF<sub>OUT</sub> pins to form an oscillator circuit.

#### **MUXOUT Control**

The on-chip multiplexer is controlled by Bits[10: 7] of R3 on the ADF4252. Figure 38 shows the truth table.

If the user updates the RF control register or the IF control register, the MUXOUT contents are lost. To retrieve the MUXOUT signal, the user must write to the master register.

#### **Lock Detect**

The digital lock detect output goes high if there are 40 successive PFD cycles with an input error of less than 15 ns. It stays high until a new channel is programmed or until the error at the PFD input exceeds 30 ns for one or more cycles. If the loop bandwidth is narrow compared to the PFD frequency, the error at the PFD inputs may drop below 15 ns for 40 cycles around a cycle slip; therefore, the digital lock detect may go falsely high for a short period until the error again exceeds 30 ns. In this case, the digital lock detect is reliable only as a loss of lock indicator.

#### IF N DIVIDER REGISTER (ADDRESS R4)

With Bits[2:0] of R4 set to 100, the on-chip IF N divider register is programmed. Figure 39 shows the input data format for programming this register.

#### IF CP Gain

When set to 1, this bit changes the IF charge pump current setting to its maximum value. When the bit is set to 0, the charge pump current reverts back to its previous state.

#### IF Prescaler

The dual-modulus prescaler (P/P + 1), along with the IF A and IF B counters, determine the overall division ratio, N, to be realized (N = PB + A) from the IF $_{\rm IN}$  to the IF PFD input. Operating at CML levels, the prescaler takes the clock from the IF input stage and divides it down to a manageable frequency for the CMOS counters. It is based on a synchronous 4/5 core. See Equation 2 and Figure 39.

#### IF B and IF A Counters

The IF A and IF B counters, in conjunction with the dual-modulus prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency (REFIN) divided by R. The equation for the IF<sub>OUT</sub> VCO frequency is given in Equation 2.

#### IF R DIVIDER REGISTER (ADDRESS R5)

With Bits[2:0] of R5 set to 101, the on-chip IF R divider register is programmed. Figure 40 shows the input data format for programming this register.

#### IF REF<sub>IN</sub> Doubler

Setting this bit to 0 feeds the  $REF_{IN}$  signal directly to the 15-bit IF R counter. Setting this bit to 1 multiplies the  $REF_{IN}$  frequency by a factor of 2 before feeding into the 15-bit IF R counter.

#### 15-Bit IF R Counter

The 15-bit IF R counter allows the input reference frequency (REF $_{\rm IN}$ ) to be divided down to produce the reference clock to the IF phase frequency detector (PFD). Division ratios from 1 to 32,767 are allowed.

#### **IF CONTROL REGISTER (ADDRESS R6)**

With Bits[2:0] of R6 set to 110, the on-chip IF control register is programmed. Figure 41 shows the input data format for programming this register. Upon initialization, DB15 to DB11 must all be set to 0.

#### **IF Counter Reset**

DB3 is the IF counter reset bit for the ADF4252. When this bit is 1, the IF synthesizer counters are held in reset. For normal operation, this bit must be 0.

#### IF Charge Pump Three-State

This bit puts the IF charge pump into three-state mode when programmed to a 1. It must be set to 0 for normal operation.

#### IF Power-Down

DB5 on the ADF4252 provides the programmable power-down mode. Setting this bit to a 1 performs a power-down on the IF section. Setting this bit to 0 returns the section to normal operation. While in software power-down, the device retains all information in its registers. Only when supplies are removed are the register contents lost.

When a power-down is activated, the following events occur:

- 1. All active IF dc current paths are removed.
- The IF synthesizer counters are forced to their load state conditions.
- 3. The IF charge pump is forced into three-state mode.
- 4. The IF digital lock detect circuitry is reset.
- 5. The  $IF_{IN}$  input is debiased.
- 6. The input register remains active and capable of loading and latching data.

#### **IF Phase Detector Polarity**

DB7 in the ADF4252 sets the IF phase detector polarity. When the VCO characteristics are positive, this bit must be set to 1. When VCO characteristics are negative, this bit must be set to 0.

#### **IF Charge Pump Current Setting**

DB8, DB9, and DB10 set the IF charge pump current setting. These bits must be set to whatever charge pump current the loop filter has been designed with (see Figure 39).

#### **IF Test Modes**

These bits must be set to 00 for normal operation.

#### RF Phase Resync

Setting the phase resync bits (Bit 15, Bit 14, Bit 11) to 111 enables the phase resync feature. With a fractional modulus of M, a fractional-N PLL can settle with any one of  $(2 \times \pi)/M$  valid phase offsets with respect to the reference input. This is different than integer-N (where the RF output always settles to the same static phase offset with respect to the input reference, which is zero ideally) but does not matter in most applications where all that is required is consistent frequency lock.

For applications where a consistent phase relationship between the output and reference is required (that is, digital beamforming), the ADF4252 fractional-N synthesizer can be used with the phase resync feature enabled. This ensures that if the user programs the PLL to jump from Frequency (and Phase) A to Frequency (and Phase) B and back again to Frequency A, the PLL returns to the original phase (Phase A).

When enabled, phase resync activates every time the user programs the R0 or R1 register to set a new output frequency. However, if a cycle slip occurs in the settling transient after the phase re-resync operation, the phase resync is lost. This can be avoided by delaying the resync activation until the locking transient is close to its final frequency. In the IF R divider register, Bits[17:3] of R5 are used to set a time interval from when the new channel is programmed to the time the resync is activated. Although the time interval resolution available from the 15-bit IF R register is one REF<sub>IN</sub> clock cycle, IF R must be programmed to be a value that is an integer multiple of the programmed MOD value to set a time interval that is at least as long as the lock time of the RF PLL loop.

For example, if REF $_{IN}$  = 26 MHz, MOD = 130 to give 200 kHz output steps (f $_{RES}$ ), and the RF loop has a settling time of 150  $\mu$ s, then IF $_{R}$  must be programmed to 3900, as follows:

 $26 \text{ MHz} \times 150 \text{ } \mu\text{s} = 3900$ 

Note that if it is required to use the IF synthesizer with phase resync enabled on the RF synth, the IF synth must operate with a PFD frequency of 26 MHz/3900.

#### DEVICE PROGRAMMING AFTER INITIAL POWER-UP

After initially applying power to the supply pins, there are three ways to operate the device.

#### RF AND IF SYNTHESIZERS OPERATIONAL

All registers must be written to when powering up both the RF and IF synthesizer.

#### RF SYNTHESIZER OPERATIONAL, IF POWER-DOWN

It is necessary to write to the R3, R2, R1, and R0 RF registers when powering up the RF synthesizer only. It is also necessary to write 0x0026 to R6, and to write all zeros to the R5, R4, and R3 IF registers.

#### IF SYNTHESIZER OPERATIONAL, RF POWER-DOWN

It is necessary to write to the R6, R5, R4, and R3 IF registers when powering up the IF synthesizer only. It is also necessary to write 0x0023 to R3, and to write all zeros to the R2, R1, and R0 RF registers.

#### RF SYNTHESIZER: AN EXAMPLE

Program the RF synthesizer as follows:

$$RF_{OUT} = \left(INT + \frac{FRAC}{MOD}\right) \times f_{PFD} \tag{4}$$

where:

 $RF_{OUT}$  is the RF frequency output.

*INT* is the integer division factor.

FRAC is the fractionality.

MOD is the modulus.

$$f_{PFD} = \left(REF_{IN} \times \frac{1+D}{R}\right) \tag{5}$$

where:

*REF*<sub>IN</sub> is the reference frequency input.

D is the RF REF<sub>IN</sub> doubler bit.

*R* is the RF reference division factor.

For example, in a GSM 1800 system where 1.8 GHz RF frequency output (RF<sub>OUT</sub>) is required, a 13 MHz reference frequency input (REF<sub>IN</sub>) is available and a 200 kHz channel resolution ( $f_{RES}$ ) is required on the RF output.

$$MOD = \frac{REF_{IN}}{f_{RES}}$$

$$MOD = \frac{13 \text{ MHz}}{200 \text{ kHz}} = 65$$

Therefore, from Equation 5,

$$f_{PFD} = 13 \text{ MHz} \times \frac{1+0}{1} = 13 \text{ MHz}$$

$$1.8 \,\mathrm{GHz} = 13 \,\mathrm{MHz} \times \left(INT + \frac{FRAC}{65}\right)$$

where INT = 138 and FRAC = 30.

#### IF SYNTHESIZER: AN EXAMPLE

The IF synthesizer must be programmed as follows:

$$IF_{OUT} = [(P \times B) + A] \times f_{PFD}$$
(6)

where:

*IF*<sub>OUT</sub> is the output frequency of the external voltage controlled oscillator (VCO).

*P* is the IF prescaler.

*B* is the B counter value.

A is the A counter value.

Equation 5 applies in this example as well.

For example, in a GSM1800 system, where 540 MHz IF frequency output (IF $_{OUT}$ ) is required, a 13 MHz reference frequency input (REF $_{IN}$ ) is available and a 200 kHz channel resolution (f $_{RES}$ ) is required on the IF output. The prescaler is set to 16/17. The IF REF $_{IN}$  doubler is disabled.

By Equation 5,

200 kHz = 13 MHz 
$$\times \frac{1+0}{R}$$

if R = 65.

By Equation 6,

$$540 \text{ MHz} = 200 \text{ kHz} \times [(16 \times B) + A]$$

if B = 168 and A = 12.

#### **MODULUS**

The choice of modulus (MOD) depends on the reference signal (REF<sub>IN</sub>) available and the channel resolution ( $f_{RES}$ ) required at the RF output. For example, a GSM system with 13 MHz REF<sub>IN</sub> sets the modulus to 65. This means that the RF output resolution ( $f_{RES}$ ) is the 200 kHz (13 MHz/65) necessary for GSM.

#### REFERENCE DOUBLER AND REFERENCE DIVIDER

There is a reference doubler on-chip, which allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency. Making the PFD frequency higher improves the noise performance of the system. Doubling the PFD frequency usually results in an improvement in noise performance of 3 dB. It is important to note that the PFD cannot be operated above 30 MHz due to a limitation in the speed of the  $\Sigma$ - $\Delta$  circuit of the N divider.

#### 12-BIT PROGRAMMABLE MODULUS

Unlike most other fractional-N PLLs, the ADF4252 allows the user to program the modulus over a 12-bit range. This means that the user can set up the device in many different configurations for a specific application, when combined with the reference doubler and the 4-bit R counter.

For example, in an application that requires 1.75 GHz RF and 200 kHz channel step resolution, the system has a 13 MHz reference signal.

One possible setup is feeding the 13 MHz directly to the PFD and programming the modulus to divide by 65. This results in the required 200 kHz resolution.

Another possible setup is using the reference doubler to create 26 MHz from the 13 MHz input signal. This 26 MHz is then fed into the PFD. The modulus is now programmed to divide by 130, which also results in 200 kHz resolution. This offers superior phase noise performance over the previous setup.

The programmable modulus is also very useful for multistandard applications. If a dual-mode phone requires PDC and GSM1800 standards, the programmable modulus is a huge benefit. PDC requires 25 kHz channel step resolution, whereas GSM1800 requires 200 kHz channel step resolution. A 13 MHz reference signal can be fed directly to the PFD. The modulus is then programmed to 520 when in PDC mode (13 MHz/520 = 25 kHz). The modulus would be reprogrammed to 65 for GSM1800 operation (13 MHz/65 = 200 kHz). It is important that the PFD frequency remains constant (13 MHz). This allows the user to design one loop filter that can be used in both setups without any stability issues. It is the ratio of the RF frequency to the PFD frequency that affects the loop design. Keeping this relationship constant, and instead changing the modulus factor, results in a stable filter.

#### SPURIOUS OPTIMIZATION AND FASTLOCK

As mentioned in the Noise and Spur Setting section, the device can be optimized for spurious performance. However, in fast locking applications, the loop bandwidth needs to be wide. Therefore, the filter does not provide much attenuation of the spurious outputs. The programmable charge pump can be used to avoid this issue. The filter is designed for a narrow-loop bandwidth so that steady-state spurious specifications are met. This is designed using the lowest charge pump current setting. To implement fast lock during a frequency jump, the charge pump current is set to the maximum setting for the duration of the jump. This has the effect of widening the loop bandwidth, which improves lock time. When the PLL has locked to the new frequency, the charge pump is again programmed to the lowest charge pump current setting. This narrows the loop bandwidth to its original cutoff frequency to allow better attenuation of the spurious outputs than the wide-loop bandwidth.

## SPURIOUS SIGNALS—PREDICTING WHERE THEY APPEAR

Just as in integer-N PLLs, spurs appear at PFD frequency offsets on either side of the carrier (and multiples of the PFD frequency). In a fractional-N PLL, spurs also appear at frequencies equal to the RFout channel step resolution ( $f_{RES}$ ). The ADF4252 uses a high-order fractional interpolator engine, which results in spurs also appearing at frequencies equal to half of the channel step resolution. For example, examine the GSM1800 setup with a 26 MHz PFD and 200 kHz resolution. Spurs appear at  $\pm 26$  MHz from the RF carrier (at an extremely low level due to filtering). Also, there are spurs at  $\pm 200$  kHz from the RF carrier. Due to the fractional interpolator architecture used in the ADF4252, spurs also appear at  $\pm 100$  kHz from the RF carrier. Harmonics of all spurs mentioned also appear. With the lowest spur setting enabled, the spurs are attenuated into the noise floor.

#### **PRESCALER**

The prescaler limits the INT value. With P=4/5,  $N_{\rm MIN}=31$ . With P=8/9,  $N_{\rm MIN}=91$ .

The prescaler can also influence the phase noise performance. If INT < 91, use a prescaler of 4/5. For applications where INT > 91, use P = 8/9 for optimum noise performance.

#### FILTER DESIGN—ADISIMPLL

A filter design and analysis program is available to help users implement their PLL design. Visit www.analog.com/ADIsimPLL for a free download of the ADIsimPLL<sup>™</sup> software. The software designs, simulates, and analyzes the entire PLL frequency domain and time domain response. Various passive and active filter architectures are allowed.

#### INTERFACING

The ADF4252 has a simple SPI-compatible serial interface for writing to the device. SCLK, SDATA, and LE control the data transfer. When LE (latch enable) goes high, the 24 bits that were clocked into the input register on each rising edge of SCLK are transferred to the appropriate latch. See Figure 2 for the timing diagram and Table 5 for the control bit truth table.

The maximum allowable serial clock rate is 20 MHz, which means that the maximum update rate possible for the device is 833 kHz or one update every 1.2  $\mu$ s. This is more than adequate for systems that have typical lock times in hundreds of microseconds.

#### **ADuC812 INTERFACE**

Figure 42 shows the interface between the ADF4252 and the ADuC812 microconverter. Because the ADuC812 is based on an 8051 core, this interface can be used with any 8051-based microcontroller. The microconverter is set up for SPI master mode with CPHA = 0. To initiate the operation, the input/output port driving LE is brought low. Each latch of the ADF4252 needs (at most) a 24-bit word. This is accomplished by writing three 8-bit bytes from the microconverter to the device. When the third byte has been written, the LE input must be brought high to complete the transfer.

The input/output port lines on the ADuC812 are also used to control power-down (CE input) and to detect lock (MUXOUT configured as lock detect and polled by the port input).

When operating in the mode described, the maximum SCLOCK rate of the ADuC812 is 4 MHz. This means that the maximum rate at which the output frequency can be changed is 166 kHz.




Figure 42. ADuC812 to ADF4252 Interface

#### **ADSP-2181 INTERFACE**

Figure 43 shows the interface between the ADF4252 and the ADSP-2181 digital signal processor. Each latch of the ADF4252 needs (at most) a 24-bit word. The easiest way to accomplish this using the ADSP-2181 is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for eight bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store the three 8-bit bytes, enable the autobuffered mode, and then write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.




Figure 43. ADSP-2181 to ADF4252 Interface

## PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE

The leads on the chip scale package (CP-24-10) are rectangular. The printed circuit board pad for these must be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land must be centered on the pad. This ensures that the solder joint size is maximized.

The bottom of the chip scale package has a central thermal pad. The thermal pad on the printed circuit board must be at least as large as this exposed pad. On the printed circuit board, there must be a clearance of at least 0.25 mm between the thermal

pad and the inner edges of the pad pattern. This ensures that shorting is avoided.

Thermal vias can be used on the printed circuit board thermal pad to improve thermal performance of the package. If vias are used, they must be incorporated in the thermal pad at 1.2 mm pitch grid. The via diameter must be between 0.3 mm and 0.33 mm, and the via barrel must be plated with 1 oz copper to plug the via.

The user must connect the printed circuit board to A<sub>GND</sub>.




Figure 44. Typical PLL Circuit Schematic

## **OUTLINE DIMENSIONS**




Figure 45. 24-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-24-10) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADF4252BCPZ	-40°C to +85°C	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-10
ADF4252BCPZ-RL	-40°C to +85°C	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-10
ADF4252BCPZ-R7	-40°C to +85°C	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-10
EVAL-ADF4252EBZ2		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock & Timer Development Tools category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

AD9517-0A/PCBZ AD9517-2A/PCBZ AD9522-4/PCBZ AD9520-5PCBZ AD9553/PCBZ ADCLK914PCBZ LMH2180SDEVAL DSC400-0333Q0032KE1-EVB TDGL013 MAX2880EVKIT# MAX2750EVKIT MAX2752EVKIT ADCLK946PCBZ ADCLK946/PCBZ MAX2622EVKIT EKIT01-HMC1032LP6G Si5332-8IX-EVB RV-2251-C3-EVALUATION-BOARD Si5332-12IX-EVB RV-3029-C2-EVALUATION-BOARD-OPTION-B Si5332-6IX-EVB SKY72310-11-EVB EV1HMC8364LP6G RV-8263-C7-EVALUATION-BOARD EVK9FGV1002 EVK9FGV1008 EV1HMC6832ALP5L EVAL01-HMC830LP6GE EVAL01-HMC911LC4B TS3002DB 125605-HMC702LP6CE LMX2487E-EVM MIKROE-2481 2045 EKIT01-HMC835LP6G EKIT01-HMC834LP6GE TS3006DB DSC-TIMEFLASH2-KIT1 110227-HMC510LP5 110227-HMC513LP5 AD9515/PCBZ ADCLK948/PCBZ ADCLK954/PCBZ 112261-HMC739LP4 ADCLK925/PCBZ AD9522-0/PCBZ AD9520-4/PCBZ AC164147 DFR0469 LMK04133EVAL/NOPB