## Data Sheet

## FEATURES

Isolated, RS-485/RS-422 transceiver, configurable as half- or full-duplex
$\pm 8 \mathrm{kV}$ ESD protection on RS-485 input/output pins
16 Mbps data rate
Complies with ANSI TIA/EIA RS-485-A-1998 and
ISO 8482: 1987(E)
Suitable for 5 V or 3.3 V operation ( $V_{D D 1}$ )
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{k V} / \mu \mathrm{s}$
Receiver has open-circuit, fail-safe design
32 nodes on the bus
Thermal shutdown protection
Safety and regulatory approvals
UL recognition: 5000 V rms isolation voltage
for 1 minute, per UL 1577
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Reinforced insulation, $\mathrm{V}_{\text {IORм }}=849 \mathrm{~V}$ peak
Operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Wide body, 16-lead SOIC package

## APPLICATIONS

Isolated RS-485/RS-422 interfaces
Industrial field networks
INTERBUS
Multipoint data transmission systems

## GENERAL DESCRIPTION

The ADM2491E is an isolated data transceiver with $\pm 8 \mathrm{kV}$ ESD protection and is suitable for high speed, half- or full-duplex communication on multipoint transmission lines. For halfduplex operation, the transmitter outputs and the receiver inputs share the same transmission line. Transmitter output Pin Y is linked externally to receiver input Pin A, and transmitter output Pin Z is linked to receiver input Pin B.
The ADM2491E is designed for balanced transmission lines and complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482: 1987(E). The device employs Analog Devices, Inc., $i$ Coupler ${ }^{\bullet}$ technology to combine a 3-channel isolator, a threestate differential line driver, and a differential input receiver into a single package.


The differential transmitter outputs and receiver inputs feature electrostatic discharge circuitry that provides protection to $\pm 8 \mathrm{kV}$ using the human body model (HBM). The logic side of the device can be powered with either a 5 V or a 3.3 V supply, whereas the bus side requires an isolated 5 V supply.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations in which bus contention could cause excessive power dissipation.

The ADM2491E is available in a wide body, 16-lead SOIC package and operates over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features ..... 1
Applications .....
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 4
Package Characteristics ..... 4
Regulatory Information ..... 4
Insulation and Safety-Related Specifications ..... 5
VDE 0884 Insulation Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Functional Descriptions. ..... 7
Test Circuits ..... 8
REVISION HISTORY
5/14—Rev. B to Rev. C
Changed V ${ }_{\text {Iorm }}$ from 848 V peak to 849 V peak (Throughout). 1
Changes to VDE 0884 Insulation Characteristics Conditions ... 5
Changes to Ordering Guide ..... 16
12/10—Rev. A to Rev. B
Changes to Figure 31 ..... 15
12/08—Rev. 0 to Rev. A
Updated Regulatory Approval Status Throughout ..... 1
Changes to Table 7 ..... 6
10/07—Revision 0: Initial Version

## SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=$ 5.0 V, unless otherwise noted.

Table 1.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Min \& Typ \& Max \& Unit \& Test Conditions \\
\hline \begin{tabular}{l}
SUPPLY CURRENT \\
Power Supply Current, Logic Side \\
TxD/RxD Data Rate \(=2 \mathrm{Mbps}\) \\
TxD/RxD Data Rate \(=16 \mathrm{Mbps}\) \\
Power Supply Current, Bus Side \\
TxD/RxD Data Rate \(=2 \mathrm{Mbps}\) \\
TxD/RxD Data Rate \(=16 \mathrm{Mbps}\)
\end{tabular} \& \begin{tabular}{l}
ldD1 IDD1 \\
IDD2 \\
IDD2
\end{tabular} \& \& \& 3.0
6

4.0

50 \& \begin{tabular}{l}
mA <br>
mA <br>
mA <br>
mA

 \& 

Unloaded output <br>
Half-duplex configuration, <br>
$R_{\text {termination }}=120 \Omega$, see Figure 5 <br>
Unloaded output <br>
$\mathrm{V}_{\mathrm{DD} 2}=5.5 \mathrm{~V}$, half-duplex <br>
configuration, <br>
Rtermination $=120 \Omega$, see Figure 5
\end{tabular} <br>

\hline | DRIVER |
| :--- |
| Differential Outputs |
| Differential Output Voltage, Loaded |
| $\Delta\left\|V_{\text {od }}\right\|$ for Complementary Output States |
| Common-Mode Output Voltage $\Delta\left\|V_{o c}\right\|$ for Complementary Output States |
| Output Leakage Current (Y, Z) |
| Short-Circuit Output Current |
| Logic Inputs DE, $\overline{\mathrm{RE}}, \mathrm{TxD}$ Input Threshold Low Input Threshold High Input Current | \& | \|Vod| |
| :--- |
| $\Delta\left\|V_{\text {oo }}\right\|$ |
| Voc |
| $\Delta\|V o c\|$ |
| lo |
| los |
| $\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{V}_{\mathrm{IH}}$ |
| $\mathrm{I}_{\mathrm{T} \times \mathrm{D}}$ | \& | 2.0 |
| :--- |
| 1.5 |
| 1.5 |
| $-100$ |
| $0.25 \times V_{\mathrm{DD} 1}$ |
| $-10$ | \& \[

+0.01

\] \& \[

$$
\begin{aligned}
& 5.0 \\
& 5.0 \\
& 5.0 \\
& 0.2 \\
& \\
& 3.0 \\
& 0.2 \\
& 100 \\
& \\
& 250 \\
& \\
& 0.7 \times \mathrm{V}_{\mathrm{DD} 1} \\
& +10
\end{aligned}
$$

\] \&  \& | $R_{L}=100 \Omega$ (RS-422), see Figure 3 |
| :--- |
| $R_{L}=54 \Omega$ (RS-485), see Figure 3 |
| $-7 \mathrm{~V} \leq \mathrm{V}_{\text {TEST } 1} \leq 12 \mathrm{~V}$, see Figure 4 |
| $R_{L}=54 \Omega$ or $100 \Omega$, see Figure 3 |
| $\mathrm{R}_{\mathrm{L}}=54 \Omega$ or $100 \Omega$, see Figure 3 |
| $R_{L}=54 \Omega$ or $100 \Omega$, see Figure 3 $\begin{aligned} & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=0 \mathrm{~V} \text { or } 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=0 \mathrm{~V} \text { or } 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-7 \mathrm{~V} \end{aligned}$ | <br>


\hline | RECEIVER |
| :--- |
| Differential Inputs Differential Input Threshold Voltage Input Voltage Hysteresis Input Current (A, B) |
| Line Input Resistance |
| Logic Outputs |
| Output Voltage Low |
| Output Voltage High |
| Short-Circuit Current |
| Three-State Output Leakage Current | \& | $V_{\text {TH }}$ |
| :--- |
| VHYS |
| II |
| RIN |
| VolkxD |
| VohrxD |
| lozr | \& \[

$$
\begin{aligned}
& -0.2 \\
& \\
& -0.8 \\
& 12 \\
& \\
& \mathrm{~V}_{\mathrm{DD} 1}-0.3
\end{aligned}
$$

\] \& \[

30
\]

$$
\begin{aligned}
& 0.2 \\
& V_{D D 1}-0.2
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& +0.2 \\
& +1.0 \\
& 0.4 \\
& \\
& 100 \\
& \pm 1 \\
& \hline
\end{aligned}
$$

\] \& | V |
| :--- |
| mV |
| mA |
| mA |
| $\mathrm{k} \Omega$ |
| V |
| V |
| mA |
| $\mu \mathrm{A}$ | \& \[

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{oc}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OC}}=12 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OC}}=-7 \mathrm{~V}
\end{aligned}
$$
\]

$$
\begin{aligned}
& \mathrm{l}_{\mathrm{ORXD}}=1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}=-0.2 \mathrm{~V} \\
& \mathrm{l}_{\mathrm{ORXD}}=-1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}=0.2 \mathrm{~V}
\end{aligned}
$$

$$
V_{D D 1}=5.5 \mathrm{~V}, 0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{DD}}
$$ <br>

\hline COMMON-MODE TRANSIENT IMMUNITY ${ }^{1}$ \& \& 25 \& \& \& kV/ $\mu \mathrm{s}$ \& $$
\begin{aligned}
& \mathrm{V}_{\mathrm{CM}}=1 \mathrm{kV} \text {, transient magnitude }= \\
& 800 \mathrm{~V}
\end{aligned}
$$ <br>

\hline
\end{tabular}

[^0]
## ADM2491E

## TIMING SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| DRIVER <br> Maximum Data Rate <br> Propagation Delay | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ |  | 16 |  | Test Conditions |

## PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Resistance (Input to Output) ${ }^{1}$ | $\mathrm{R}_{1-\mathrm{o}}$ | $10^{12}$ | $\Omega$ |  |
| ${\text { Capacitance (Input to Output) })^{1}}^{\mathrm{C}_{1-\mathrm{o}}}$ |  | 3 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ | 4 | pF |  |
| Input IC Junction-to-Case Thermal Resistance | $\theta_{\mathrm{JcI}}$ | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center <br> of package underside |
| Output IC Junction-to-Case Thermal Resistance | $\theta_{\text {лсо }}$ |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Device considered a 2-terminal device: Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together, and Pin 9, Pin 10, Pin $11, \operatorname{Pin} 12, \operatorname{Pin} 13, \operatorname{Pin} 14, \operatorname{Pin} 15$, and Pin 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

Table 4.

| UL $^{1}$ | VDE $^{2}$ |
| :--- | :--- |
| Recognized under the 1577 component recognition program <br>  <br> 5000 V rms isolation voltage | Certified according to DIN V VDE V 0884-10 (VDEV 0884-10): 2006-12 <br>  <br> Reinforced insulation, 849 V peak |

[^1]
## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 5000 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 7.7 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 8.1 | mm min | Measured from input terminals to output terminals, shortest distance along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 | mm min | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | Illa |  | Material Group (DIN VDE 0110, 1/89) |

## VDE 0884 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.
An asterisk (*) on a package denotes VDE 0884 approval for 849 V peak working voltage.
Table 6.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 for Rated Mains Voltage |  |  |  |
| $\leq 300 \mathrm{~V} \mathrm{rms}$ |  | Ito IV |  |
| $\leq 450 \mathrm{~V}$ rms |  | I to II |  |
| $\leq 600 \mathrm{~V}$ rms |  | I to II |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, see Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm | 849 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method b1 | $V_{\text {PR }}$ | 1590 | $\checkmark$ peak |
| $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }}$, $100 \%$ Production Tested, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Input-to-Output Test Voltage, Method a | $V_{\text {PR }}$ |  |  |
| After Environmental Tests, Subgroup 1 |  | 1357 | $\checkmark$ peak |
| $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| After Input and/or Safety Test, Subgroup 2/Subgroup 3 |  | 1018 | $\checkmark$ peak |
| $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $V_{\text {TR }}$ | 6000 | $\checkmark$ peak |
| Safety-Limiting Values (Maximum Value Allowed in the Event of a Failure, see Figure 20) |  |  |  |
| Case Temperature | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Input Current |  | 265 | mA |
| Output Current | IS, output | 335 | mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. Each voltage is relative to its respective ground.

Table 7.

| Parameter | Rating |
| :--- | :--- |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD} 1}$ | -0.5 V to +7 V |
| $\mathrm{~V}_{\mathrm{DD} 2}$ | -0.5 V to +6 V |
| Logic Input Voltages | -0.5 V to $\mathrm{VDD} 1+0.5 \mathrm{~V}$ |
| Bus Terminal Voltages | -9 V to +14 V |
| Logic Output Voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Average Output Current, per Pin | $\pm 35 \mathrm{~mA}$ |
| ESD (Human Body Model) on $\mathrm{A}, \mathrm{B}, \mathrm{Y}$, | $\pm 8 \mathrm{kV}$ |
| $\quad$ and Z Pins |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $60^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



Figure 2. ADM2491E Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Power Supply (Logic Side). Decoupling capacitor to GND1 required; capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 2,8 | $\mathrm{GND}_{1}$ | Ground (Logic Side). |
| 3 | RxD | Receiver Output. |
| 4 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. Active low logic input. When this pin is low, the receiver is enabled; when high, the receiver is disabled. |
| 5 | DE | Driver Enable Input. Active high logic input. When this pin is high, the driver (transmitter) is enabled; when low, the driver is disabled. |
| 6 | TxD | Transmit Data. |
| 7,10 | NC | No Connect. This pin must be left floating. |
| 9,15 | $\mathrm{GND}_{2}$ | Ground (Bus Side). |
| 11 | Y | Driver Noninverting Output. |
| 12 | Z | Driver Inverting Output. |
| 13 | B | Receiver Inverting Input. |
| 14 | A | Receiver Noninverting Input. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Power Supply (Bus Side). Decoupling capacitor to $\mathrm{GND}_{2}$ is required; capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |

## TEST CIRCUITS



Figure 3. Driver Voltage Measurement


Figure 4. Driver Voltage Measurement


Figure 5. Supply Current Measurement Test Circuit


Figure 6. Driver Propagation Delay


Figure 7. Receiver Propagation Delay


Figure 8. Driver Enable/Disable


Figure 9. Receiver Enable/Disable

## Data Sheet

## SWITCHING CHARACTERISTICS



Figure 10. Driver Propagation Delay, Rise/Fall Timing


Figure 11. Driver Enable/Disable Delay


Figure 12. Receiver Propagation Delay


Figure 13. Receiver Enable/Disable Delay

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 14. IDDI Supply Current vs. Temperature


Figure 15. IDD2 Supply Current vs. Temperature


Figure 16. Driver Propagation Delay vs. Temperature


Figure 17. Receiver Propagation Delay vs. Temperature


Figure 18. Driver/Receiver Propagation Delay, Low to High $\left(R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}\right)$


Figure 19. Driver/Receiver Propagation Delay, High to Low $\left(R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}\right)$


Figure 20. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884


Figure 21. Output Current vs. Receiver Output High Voltage


Figure 22. Output Current vs. Receiver Output Low Voltage


Figure 23. Receiver Output High Voltage vs. Temperature, $I_{R \times D}=-4 m A$


Figure 24. Receiver Output Low Voltage vs. Temperature, $I_{R \times D}=-4 \mathrm{~mA}$

## CIRCUIT DESCRIPTION

## ELECTRICAL ISOLATION

In the ADM2491E, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 25). The driver input signal, which is applied to the TxD pin and referenced to logic ground $\left(\mathrm{GND}_{1}\right)$, is coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground $\left(\mathrm{GND}_{2}\right)$. Similarly, the receiver input, which is referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

## iCoupler Technology

The digital signals are transmitted across the isolation barrier using $i$ Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.


Figure 25. ADM2491E Digital Isolation and Transceiver Sections

## TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 9.

Table 9. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| I | Indeterminate |
| X | Irrelevant |
| Z | High impedance (off) |
| NC | Disconnected |

Table 10. Transmitting

| Supply Status |  | Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| V DD 1 | V DD 2 | DE | TxD | Y | Z |
| On | On | H | H | H | L |
| On | On | H | L | L | H |
| On | On | L | X | Z | Z |
| On | Off | X | X | Z | Z |
| Off | On | L | L | Z | Z |
| Off | Off | X | X | Z | Z |

Table 11. Receiving

| Supply Status |  | Inputs |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| VDD1 | V ${ }_{\text {D } 2}$ | A-B (V) | $\overline{\mathrm{RE}}$ | RxD |
| On | On | $>0.2$ | L or NC | H |
| On | On | <-0.2 | L or NC | L |
| On | On | $-0.2<$ A - B < + 0.2 | L or NC | I |
| On | On | Inputs open | L or NC | H |
| On | On | X | H | Z |
| On | Off | X | L or NC | H |
| Off | Off | X | L or NC | L |

## THERMAL SHUTDOWN

The ADM2491E contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers are re-enabled at a temperature of $140^{\circ} \mathrm{C}$.

## FAIL-SAFE RECEIVER INPUTS

The receiver inputs include a fail-safe feature that guarantees a logic high on the RxD pin when the A and B inputs are floating or open circuited.

## MAGNETIC FIELD IMMUNITY

Because iCoupler devices use a coreless technology, no magnetic components are present and the problem of magnetic saturation of the core material does not exist. Therefore, iCoupler devices have essentially infinite dc field immunity. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM2491E is examined because it represents the most susceptible mode of operation.
The limitation on the ac magnetic field immunity of the $i$ Coupler is set by the condition that induced an error voltage in the receiving coil (the bottom coil in this case) that was large to either falsely set or reset the decoder. The voltage induced across the bottom coil is given by

$$
V=-\left(\frac{-d \beta}{d t}\right) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where (if the pulses at the transformer output are greater than 1.0 V in amplitude):
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
The decoder has a sensing threshold of about 0.5 V ; therefore, there is a 0.5 V margin in which induced voltages can be tolerated.
Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 26.


Figure 26. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from $>1.0 \mathrm{~V}$ to $0.75 \mathrm{~V}-$ still well above the 0.5 V sensing threshold of the decoder.
Figure 27 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow, at given distances away from the ADM2491E transformers.


Figure 27. Maximum Allowable Current for Various Current-to-ADM2491E Spacings
With combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## APPLICATIONS INFORMATION

## ISOLATED POWER SUPPLY CIRCUIT

The ADM2491E requires isolated power capable of 5 V at up to approximately 75 mA (this current is dependent on the data rate and termination resistors used) to be supplied between the $\mathrm{V}_{\mathrm{DD} 2}$ and the $\mathrm{GND}_{2}$ pins. A transformer driver circuit with a center-tapped transformer and LDO can be used to generate the isolated 5 V supply, as shown in Figure 28. The center-tapped transformer provides electrical isolation of the 5 V power supply. The primary winding of the transformer is excited with a pair of square waveforms that are $180^{\circ}$ out of phase with each other. A pair of Schottky diodes and a smoothing capacitor are used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated power supply to the bus-side circuitry ( $\mathrm{V}_{\mathrm{DD} 2}$ ) of the ADM2491E.


Figure 28. Isolated Power Supply Circuit

## PCB LAYOUT

The ADM2491E isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 29). Bypass capacitors are conveniently connected between Pin 1 and Pin 2 for $V_{D D 1}$ and between Pin 15 and Pin 16 for $V_{\text {DD2 }}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side is connected close to the package.


Figure 29. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

## TYPICAL APPLICATIONS

Figure 30 and Figure 31 show typical applications of the ADM2491E in half-duplex and full-duplex RS-485 network configurations. Up to 32 transceivers can be connected to the RS-485 bus. To minimize reflections, the line must be terminated
at the receiving end in its characteristic impedance, and stub lengths off the main line must be kept as short as possible. For half-duplex operation, this means that both ends of the line must be terminated because either end can be the receiving end.


Figure 30. ADM2491E Typical Half-Duplex RS-485 Network


Figure 31. ADM2491E Typical Full-Duplex RS-485 Network

## ADM2491E

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 32. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADM2491EBRWZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Standard Small Outline Package, Wide Body [SOIC_W] | RW-16 |
| ADM2491EBRWZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Standard Small Outline Package, Wide Body [SOIC_W] | RW-16 |
| EVAL-ADM2491EEBZ |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
DP130SSEVM ISO3086TEVM-436 ADP5585CP-EVALZ CHA2066-99F AS8650-DB I2C-CPEV/NOPB ISO35TEVM-434 416100120-3
XR18910ILEVB XR21B1421IL28-0A-EVB EVAL-ADM2491EEBZ MAXREFDES23DB\# MAX9286COAXEVKIT\# MAX3100EVKIT MAX13235EEVKIT MAX14970EVKIT\# XR21B1424IV64-0A-EVB CMOD232+ MAX13042EEVKIT+ MAX14838EVKIT\# MAXCAM705OV635AAA\# MAX9205EVKIT DS100BR111AEVK/NOPB DC241C MAX9286RCARH3DB\# MAX13035EEVKIT+ DC1794A SN65HVS885EVM EVB81112-A1 DFR0257 ZLR964122L ZLR88822L DC196A-B DC196A-A DC327A OM13585UL MAX16972AGEEVKIT\# MARS1-DEMO3-ADAPTER-GEVB MAX7315EVKIT+ PIM511 PIM536 PIM517 DEV-17512 STR-FUSB3307MPX-PPS-GEVK MAXREFDES177\# EVAL-ADN4654EBZ MAX9275COAXEVKIT\# MAX2202XEVKIT\# $\underline{\text { MAX13171EEVKIT }+~ M A X 7322 E V K I T+~}$


[^0]:    ${ }^{1} \mathrm{CM}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. $V_{\text {CM }}$ is the common-mode potential
     to both rising and falling common-mode voltage edges.

[^1]:    ${ }^{1}$ In accordance with UL 1577 , each ADM2491E is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
    ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADM2491E is proof tested by applying an insulation test voltage $\geq 1590 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 p C$.

