## FEATURES

TIA/EIA RS-485 compliant over full supply range
3.0 V to 5.5 V operating voltage range on $\mathrm{V}_{\mathrm{cc}}$ 1.62 V to 5.5 V Vo logic supply option available ESD protection on the bus pins

IEC 61000-4-2 $\pm 12 \mathrm{kV}$ contact discharge
IEC 61000-4-2 $\pm 15 \mathrm{kV}$ air discharge
DO-160 Section $25 \pm 15 \mathrm{kV}$ air discharge
HBM $\geq \pm 30 \mathrm{kV}$
Full hot swap support (glitch free power-up/power-down)
High speed 50 Mbps data rate
Full receiver short-circuit, open circuit, and bus idle fail-safe
PROFIBUS compliant at $V_{c c} \geq 4.5 \mathrm{~V}$
Half duplex and full duplex models available
Allows connection of up to 128 transceivers onto the bus
Space-saving package options
8-lead and 10-lead MSOP
8-lead and 14-lead, narrow-body SOIC

## ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard)
Extended industrial temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Controlled manufacturing baseline
1 assembly/test site
1 fabrication site
Product change notification
Qualification data available on request

## APPLICATIONS

Industrial fieldbuses
Process control
Building automation
PROFIBUS networks
Motor control servo drives and encoders

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. ADM3065E-EP Functional Block Diagram


Figure 2. ADM3066E-EP Functional Block Diagram


Figure 3. ADM3067E-EP Functional Block Diagram

## TABLE OF CONTENTS

Features .....  1
Enhanced Product Features ..... 1
Applications. ..... 1
Functional Block Diagrams. .....  .1
Revision History ..... 2
General Description ..... 3
Specifications .....  4
Timing Specifications ..... 5
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
REVISION HISTORY
4/2019—Revision 0: Initial Version

## ADM3065E-EP/ADM3066E-EP/ADM3067E-EP

## GENERAL DESCRIPTION

The ADM3065E-EP/ADM3066E-EP/ADM3067E-EP are 3.0 V to 5.5 V , IEC electrostatic discharge (ESD) protected RS-485 transceivers, allowing the devices to withstand $\pm 12 \mathrm{kV}$ contact discharges on the transceiver bus pins without latch-up or damage. The ADM3066E-EP features a $\mathrm{V}_{10}$ logic supply pin allowing a flexible digital interface capable of operating as low as 1.62 V .
The ADM3065E-EP/ADM3066E-EP/ADM3067E-EP are suitable for high speed, 50 Mbps , bidirectional data communication on multipoint bus transmission lines. The ADM3065E-EP/ ADM3066E-EP/ADM3067E-EP feature a one-fourth unit load input impedance, which allows up to 128 transceivers on a bus.
The ADM3065E-EP/ADM3066E-EP are half-duplex RS-485 transceivers, fully compliant to the PROFIBUS standard with increased 2.1 V bus differential voltage at $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$. The ADM3067E-EP is a full duplex RS-485 transceiver option.
The RS-485 transceivers are available in a number of spacesaving packages, such as the 8 -lead or 10 -lead, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ MSOP; and the 8-lead or 14-lead, narrow-body SOIC packages.

Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. If, during fault conditions, a significant temperature increase is detected in the internal driver circuitry, this feature forces the driver output into a high impedance state.
The ADM3065E-EP/ADM3066E-EP/ADM3067E-EP guarantee a logic high receiver output when the receiver inputs are shorted, open, or connected to a terminated transmission line with all drivers disabled.

Table 1 presents an overview of the ADM3065E-EP/ ADM3066E-EP/ADM3067E-EP data rate capability across temperature, power supply, and package options. Refer to the Ordering Guide for model numbering.
Additional application and technical information can be found in the ADM3065E/ADM3066E/ADM3067E data sheet.

Table 1. Summary of the ADM3065E-EP/ADM3066E-EP/ADM3067E-EP Operating Conditions-Data Rate Capability Across Temperature, Power Supply, and Package

| Maximum Data Rate $^{1}$ | Maximum Vcc (V) | Maximum Temperature | Package Description |
| :--- | :--- | :--- | :--- |
| 50 Mbps | 5.5 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-lead SOIC_N, 8-lead MSOP, 10-lead MSOP, and 14-lead SOIC_N |
| 50 Mbps | 3.6 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-lead SOIC_N, 8 lead MSOP, 10 lead MSOP, and 14-lead SOIC_N |

[^0]
## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IO}}=1.62 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}(\mathrm{ADM} 3066 \mathrm{E}-\mathrm{EP}), \mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}}$ for the $\mathrm{ADM} 3065 \mathrm{E}-\mathrm{EP}$ and $\mathrm{ADM} 3067 \mathrm{E}-\mathrm{EP}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\left(-55^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\mathrm{max}}\left(+125^{\circ} \mathrm{C}\right)$, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY <br> No Load Supply Current <br> Supply Current, Data Rate $=50 \mathrm{Mbps}$ <br> Supply Current in Shutdown Mode ADM3066E-EP V ${ }_{10}$ Shutdown Current | Icc <br> Ishon <br> lioshon |  | $\begin{aligned} & 2 \\ & 107 \\ & 67 \\ & 210 \\ & 1 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \\ & 4.5 \\ & 172 \\ & 75 \\ & 450 \\ & 50 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |
| DRIVER <br> Differential Outputs <br> Output Voltage, Loaded <br> Change in Differential Input Voltage for Complementary Output States <br> Common-Mode Output Voltage <br> Change in Common-Mode Voltage for Complementary Output States <br> Output Short-Circuit Current <br> ADM3067E-EP Output Leakage (Y, Z) Current <br> Logic Inputs ( $\mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{DI}$ ) <br> Input Voltage <br> Low <br> High <br> Input Current | \|VOD2| <br> \|VOD2| <br> \|VOD2| <br> \|Vod2| <br> \|VOD3| <br> \|VOD3| <br> $\Delta\left\|V_{\text {od }}\right\|$ <br> Voc <br> $\Delta \mid$ Voc $\mid$ <br> los <br> lo <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> II | $\begin{aligned} & 2.0 \\ & 1.5 \\ & 2.1 \\ & 2.1 \\ & 1.5 \\ & 2.1 \\ & \\ & \\ & \\ & \\ & -250 \\ & \\ & -100 \\ & \\ & 0.67 \times V_{10} \\ & -2 \end{aligned}$ |  | Vcc <br> $V_{c c}$ <br> $V_{c c}$ <br> $V_{c c}$ <br> $V_{\text {cc }}$ <br> Vcc <br> 0.2 <br> 3.0 <br> 0.2 $\begin{aligned} & +250 \\ & +100 \end{aligned}$ <br> $0.33 \times V_{10}$ <br> $+2$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ | $\mathrm{V}_{c c} \geq 3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, see Figure 29 <br> $V_{C C} \geq 3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=27 \Omega$ (RS-485), see Figure 29 <br> $V_{C C} \geq 4.5 \mathrm{~V}, R_{L}=50 \Omega$, see Figure 29 <br> $V_{c c} \geq 4.5 \mathrm{~V}, R_{L}=27 \Omega$ (RS-485), see Figure 29 <br> $\mathrm{V}_{\mathrm{cc}} \geq 3.0 \mathrm{~V},-7 \mathrm{~V} \leq$ common-mode voltage <br> $\left(\mathrm{V}_{\mathrm{CM}}\right) \leq+12 \mathrm{~V}$, see Figure 30 <br> $\mathrm{V}_{\text {cc }} \geq 4.5 \mathrm{~V},-7 \mathrm{~V} \leq \mathrm{V}_{\text {см }} \leq+12 \mathrm{~V}$, see Figure 30 <br> $R_{L}=27 \Omega$ or $50 \Omega$, see Figure 29 <br> $R_{L}=27 \Omega$ or $50 \Omega$, see Figure 29 <br> $R L=27 \Omega$ or $50 \Omega$, see Figure 29 <br> $-7 \mathrm{~V}<$ output voltage $\left(\mathrm{V}_{\text {OUT }}\right)<+12 \mathrm{~V}$ <br> $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=0 \mathrm{~V}$ or 3.6 V , <br> input voltage $(\mathrm{V} / \mathrm{N})=12 \mathrm{~V}$ <br> $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-7 \mathrm{~V}$ <br> $\mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{DI}, 1.62 \mathrm{~V} \leq \mathrm{V}_{10} \leq 5.5 \mathrm{~V}$ <br> $D E, \overline{R E}, \mathrm{DI}, 1.62 \mathrm{~V} \leq \mathrm{V}_{10} \leq 5.5 \mathrm{~V}$ <br> $D E, \overline{R E}, D I, 1.62 \mathrm{~V} \leq \mathrm{V}_{10} \leq 5.5 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IO }}$ |
| RECEIVER <br> Differential Inputs Differential Input Threshold Voltage Input Voltage Hysteresis Input Current (A, B) <br> Line Input Resistance <br> Logic Outputs Output Voltage Low | $V_{\text {TH }}$ <br> $\mathrm{V}_{\mathrm{HYS}}$ <br> II <br> RIN <br> Vol | $\begin{aligned} & -200 \\ & -0.20 \\ & 48 \end{aligned}$ | $\begin{aligned} & -125 \\ & 30 \end{aligned}$ | $-30$ <br> 0.25 <br> 0.4 <br> 0.4 <br> 0.2 | mV <br> mV <br> mA <br> mA <br> $\mathrm{k} \Omega$ <br> V <br> V <br> V | $\begin{aligned} & -7 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+12 \mathrm{~V} \\ & -7 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { powered/unpowered, } \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { powered/unpowered, } \\ & \mathrm{V}_{\text {IN }}=-7 \mathrm{~V} \\ & -7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V} \end{aligned}$ $\mathrm{V}_{\mathrm{IO}}=3.6 \mathrm{~V} \text {, output current }\left(\mathrm{I}_{\text {out }}\right)=2 \mathrm{~mA},$ $\mathrm{V}_{1 D^{1}} \leq-0.2 \mathrm{~V}$ $\mathrm{V}_{\mathrm{IO}}=2.7 \mathrm{~V} \text {, lout }=1 \mathrm{~mA}, \mathrm{~V}_{10}{ }^{1} \leq-0.2 \mathrm{~V} \text {, }$ $\mathrm{V}_{\text {IO }}=1.95 \mathrm{~V} \text {, lout }=500 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{ID}^{1}} \leq-0.2 \mathrm{~V} \text {, }$ ADM3066E-EP only |

## ADM3065E-EP/ADM3066E-EP/ADM3067E-EP

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High | Voн | 2.4 |  |  | V | $\mathrm{V}_{10}=3.0 \mathrm{~V}$, lout $=-2 \mathrm{~mA}, \mathrm{~V}_{10}{ }^{1} \geq-0.03 \mathrm{~V}$ |
|  |  | 2.0 |  |  | V | $\begin{aligned} & \mathrm{V}_{10}=2.3 \mathrm{~V} \text {, lout }=-1 \mathrm{~mA}, \mathrm{~V}_{10}{ }^{1} \geq-0.03 \mathrm{~V}, \\ & \text { ADM3066E-EP only } \end{aligned}$ |
|  |  | $V_{10}-0.2$ |  |  | V | $\mathrm{V}_{\mathrm{IO}}=1.65 \mathrm{~V}, \text { lout }=-500 \mu \mathrm{~A}, \mathrm{~V}_{10}{ }^{1} \geq-0.03 \mathrm{~V},$ ADM3066E-EP only |
| Short-Circuit Current |  |  |  | 85 | mA | $\mathrm{V}_{\text {OUt }}=\mathrm{GND}$ or $\mathrm{V}_{\text {Io }}$ |
| Three-State Output Leakage | Iozr |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $\mathrm{RO}=0 \mathrm{~V}$ or $\mathrm{V}_{10}$ |

${ }^{1} V_{10}$ is the receiver input differential voltage.

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IO}}=1.62 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}(\mathrm{ADM} 3066 \mathrm{E}-\mathrm{EP}), \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\left(-55^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\mathrm{MAX}}\left(+125^{\circ} \mathrm{C}\right)$, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate ${ }^{1}$ |  | 50 |  |  | Mbps |  |
| Propagation Delay | $\mathrm{t}_{\text {DPLH, }} \mathrm{t}_{\text {DPHL }}$ |  | 9 | 15 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 4 and Figure 31 |
| Skew | toskew |  | 1 | 2 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 4 and Figure 31 |
| Rise/Fall Times | $\mathrm{t}_{\mathrm{DR}}, \mathrm{t}_{\mathrm{DF}}$ |  | 4 | 6.7 | ns | $R_{\text {LDIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 4 and Figure 31 |
| Enable to Output High | $\mathrm{t}_{\text {DzH }}$ |  | 10 | 30 | ns | $\mathrm{R}_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| Enable to Output Low | tozL |  | 10 | 30 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| Disable Time from Low | tolz |  | 10 | 30 | ns | $R L=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| Disable Time from High | tbHz |  | 10 | 30 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| Enable Time from Shutdown to High | $\mathrm{t}_{\mathrm{zzH} \text { (SHDN) }}{ }^{2}$ |  |  | 2000 | ns | $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| Enable Time from Shutdown to Low | $\mathrm{t}_{\text {dzL(SHDN) }}{ }^{2}$ |  |  | 2000 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, see Figure 5 and Figure 32 |
| RECEIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 50 |  |  | Mbps |  |
| Propagation Delay | $\mathrm{t}_{\text {RPLH, }} \mathrm{t}_{\text {RPHL }}$ |  |  | 35 | ns | $C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}$, see Figure 6 and Figure 33 |
| Skew/Pulse Width Distortion | trskew |  |  | 3.5 | ns | $C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}$, see Figure 6 and Figure 33 |
| Enable to Output High | $\mathrm{t}_{\text {RZH }}$ |  | 10 | 35 | ns | $\mathrm{RL}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}$, DE high, see Figure 7 and Figure 35 |
| Enable to Output Low | $t_{\text {RzL }}$ |  | 10 | 35 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},\left\|V_{\text {ID }}\right\| \geq 1.5 \mathrm{~V}$, $D E$ high, see Figure 7 and Figure 35 |
| Disable Time from Low | trlz |  | 10 | 35 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{I}}\right\| \geq 1.5 \mathrm{~V}$, see Figure 7 and Figure 35 |
| Disable Time from High | $\mathrm{t}_{\text {RHZ }}$ |  | 10 | 35 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}$, see Figure 7 and Figure 35 |
| Enable from Shutdown to High | $\mathrm{t}_{\text {RZH }}$ (SHDN) ${ }^{3}$ |  |  | 2000 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}$, see Figure 7 and Figure 34 |
| Enable from Shutdown to Low | $\mathrm{t}_{\text {RZL }}$ (SHDN) ${ }^{3}$ |  |  | 2000 | ns | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF},\left\|\mathrm{V}_{\mathrm{ID}}\right\| \geq 1.5 \mathrm{~V}$, see Figure 7 and Figure 34 |
| TIME TO SHUTDOWN | $\mathrm{t}_{\text {SHDN }}{ }^{4}$ | 40 |  |  | ns |  |

[^1]
## Timing Diagrams


notes

1. $V_{\text {OD }}$ IS THE DIFFERENCE BETWEEN A AND $B$,

WITH + $V_{\text {OD }}$ BEING THE MAXIMUM POINT OF $V_{O D}$,
AND - $V_{\text {OD }}$ BEING THE MINIMUM POINT OF $V_{O D}$.
2. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IO}}$ FOR ADM3066E-EP.

Figure 4. Driver Propagation Delay Rise and Fall Timing Diagram

notes

1. $\mathrm{V}_{\mathrm{IO}}=\mathrm{V}_{\mathrm{CC}}$ FOR ADM3065E-EPIADM3067E-EP. 2. $\mathrm{Y}=\mathrm{A}, \mathrm{Z}=\mathrm{B}$ FOR ADM3065E-EP/ADM3066E-EP.

Figure 5. Driver Enable and Disable Timing Diagram


## NOTES

1. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IO}}$ FOR ADM3066E-EP.

Figure 6. Receiver Propagation Delay Timing Diagram


Figure 7. Receiver Enable and Disable Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\text {cc }}$ to GND | 6 V |
| VIo to GND | -0.3 V to +6 V |
| Digital Input and Output Voltage (DE, $\overline{\mathrm{RE}, ~ \mathrm{DI},}$ | -0.3 V to |
| and RO) | $\mathrm{V} \mathrm{Cc}+0.3 \mathrm{~V}$ |
| Driver Output and Receiver Input Voltage | -9 V to +14 V |
| Operating Temperature Ranges | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Continuous Total Power Dissipation |  |
| 8-Lead SOIC_N | 0.225 W |
| 8-Lead MSOP | 0.151 W |
| 10-Lead MSOP | 0.151 W |
| 14-Lead SOIC_N | 0.239 W |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| ESD on the Bus Pins (A, B, Y, Z) |  |
| IEC 61000-4-2 Contact Discharge | $\pm 12 \mathrm{kV}$ |
| IEC 61000-4-2 Air Discharge | $\pm 15 \mathrm{kV}$ |
| DO-160 Section 25 Air Discharge | $\pm 15 \mathrm{kV}$ |
| ESD Human Body Model (HBM) | $\geq \pm 30 \mathrm{kV}$ |
| On the Bus Pins (A, B, Y, Z) | $\pm 8 \mathrm{kV}$ |
| All Other Pins |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required. $\theta_{\mathrm{JA}}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\text {JC }}$ is the junction to case thermal resistance.

Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{\boldsymbol{1}}$ | $\boldsymbol{\theta}_{\mathbf{\prime} \mathbf{c}^{1}}$ | Unit |
| :--- | :--- | :--- | :--- |
| R-8 | 110.88 | 58.63 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| RM-8 | 165.69 | 49.61 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| RM-10 | 165.69 | 49.61 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| R-14 | 104.5 | 42.90 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no bias. See JEDEC JESD-51.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ADM3065E-EP/ADM3066E-EP/ADM3067E-EP

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| ADM3065E-EP |  |  |
| :---: | :---: | :---: |
| RO 1 | TOP VIEW (Not to Scale) | 8 v cc |
| RE 2 |  | 7 B |
| DE 3 |  | 6 A |
| 14 |  | 5 GND |

Figure 8. ADM3065E-EP 8-Lead Narrow Body SOIC_N Pin Configuration


Figure 9. ADM3065E-EP 8-Lead MSOP Pin Configuration

Table 6. ADM3065E-EP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | RO | Receiver Output Data. This output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. This output is tristated when the receiver is disabled; that is, when $\overline{\mathrm{RE}}$ is driven high. |
| 2 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver. |
| 3 | DE | Driver Enable. A high level on this pin enables the driver differential outputs, A and B. A low level places the driver output into a high impedance state. |
| 4 | DI | Transmit Data Input. Data to be transmitted by the driver is applied to this input. |
| 5 | GND | Ground. |
| 6 | A | Noninverting Driver Output and Receiver Input. When the driver is disabled, or when $\mathrm{V}_{c \mathrm{c}}$ is powered down, Pin A is put into a high impedance state to avoid overloading the bus. |
| 7 | B | Inverting Driver Output and Receiver Input. When the driver is disabled, or when $\mathrm{V}_{\mathrm{cc}}$ is powered down, Pin B is put into a high impedance state to avoid overloading the bus. |
| 8 | $\mathrm{V}_{\text {cc }}$ | 3.0 V to 5.5 V Power Supply. Adding a $0.1 \mu \mathrm{~F}$ decoupling capacitor between the $\mathrm{V}_{\text {cc }}$ pin and the GND pin is recommended. |

## ADM3065E-EP/ADM3066E-EP/ADM3067E-EP

ADM3066E-EP


1. NIES = NO INTERNAL CONNECTION. .

Figure 10. ADM3066E-EP 10-Lead MSOP Pin Configuration

Table 7. ADM3066E-EP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{10}$ | 1.62 V to 5.5 V Logic Supply. Adding a $0.1 \mu \mathrm{~F}$ decoupling capacitor between the $\mathrm{V}_{10} \mathrm{pin}$ and the GND pin is recommended. |
| 2 | RO | Receiver Output Data. This output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. This output is tristated when the receiver is disabled; that is, when $\overline{\mathrm{RE}}$ is driven high. |
| 3 | DE | Driver Enable. A high level on this pin enables the driver differential outputs, A and B. A low level places the driver output into a high impedance state. |
| 4 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver. |
| 5 | DI | Transmit Data Input. Data to be transmitted by the driver is applied to this input. |
| 6 | GND | Ground. |
| 7 | NIC | No Internal Connection. This pin is not internally connected. |
| 8 | A | Noninverting Driver Output and Receiver Input. When the driver is disabled, or when $\mathrm{V}_{c c}$ is powered down, Pin A is put into a high impedance state to avoid overloading the bus. |
| 9 | B | Inverting Driver Output and Receiver Input. When the driver is disabled, or when $\mathrm{V}_{\mathrm{cc}}$ is powered down, Pin B is put into a high impedance state to avoid overloading the bus. |
| 10 | $\mathrm{V}_{\text {cc }}$ | 3.0 V to 5.5 V Power Supply. Adding a $0.1 \mu \mathrm{~F}$ decoupling capacitor between the $\mathrm{V}_{c c}$ pin and the GND pin is recommended. |

## ADM3065E-EP/ADM3066E-EP/ADM3067E-EP



Figure 11. ADM3067E-EP 14-Lead SOIC Pin Configuration
Table 8. ADM3067E-EP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1,8 | NIC | No Internal Connection. This pin is not internally connected. |
| 2 | RO | Receiver Output Data. This output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. This output is tristated when the receiver is disabled; that is, when $\overline{R E}$ is driven high. |
| 3 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver. |
| 4 | DE | Driver Enable. A high level on this pin enables the driver differential outputs, Y and Z . A low level places the driver output into a high impedance state. |
| 5 | DI | Transmit Data Input. Data to be transmitted by the driver is applied to this input. |
| 6,7 | GND | Ground. |
| 9 | Y | Driver Noninverting Output. When the driver is disabled, or when $\mathrm{V}_{\mathrm{cc}}$ is powered down, Pin Y is put into a high impedance state to avoid overloading the bus. |
| 10 | Z | Driver Inverting Output. When the driver is disabled, or when $\mathrm{V}_{c c}$ is powered down, Pin Z is put into a high impedance state to avoid overloading the bus. |
| 11 | B | Inverting Receiver Input. |
| 12 | A | Noninverting Receiver Input. |
| 13,14 | $\mathrm{V}_{\text {cc }}$ | 3.0 V to 5.5 V Power Supply. Adding a $0.1 \mu \mathrm{~F}$ decoupling capacitor between the $\mathrm{V}_{c c}$ pin and the GND pin is recommended. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. Shutdown Current (ISHDN) vs. Temperature


Figure 13. Supply Current (Icc) vs. Temperature, Data Rate $=50 \mathrm{Mbps}$, $V_{C C}=3.3 \mathrm{~V}$


Figure 14. Supply Current (Icc) vs. Temperature, Data Rate $=50 \mathrm{Mbps}$, $V_{C C}=5.0 \mathrm{~V}$


Figure 15. Supply Current (Icc) vs. Data Rate with $54 \Omega$ Load Resistance


Figure 16. Supply Current (IIc) vs. Data Rate with No Load Resistance


Figure 17. Driver Differential Propagation Delay vs. Temperature, 50 Mbps


Figure 18. Driver Propagation Delay at 50 Mbps


Figure 19. Driver Output Current vs. Driver Differential Output Voltage


Figure 20. Driver Differential Output Voltage vs. Temperature


Figure 21. Driver Output Current vs. Driver Output High Voltage


Figure 22. Driver Output Current vs. Driver Output Low Voltage


Figure 23. Receiver Propagation Delay at $50 \mathrm{Mbps},\left|V_{I D}\right| \geq 1.5 \mathrm{~V}$


Figure 24. Receiver Propagation Delay vs. Temperature, 50 Mbps


Figure 25. Receiver Output Current vs. Receiver Output Low Voltage ( $V_{C C}=3.3 \mathrm{~V}$ )


Figure 26. Receiver Output Current vs. Receiver Output High Voltage ( $V_{\subset C}=3.3 \mathrm{~V}$ )


Figure 27. Receiver Output High Voltage vs. Temperature


Figure 28. Receiver Output Low Voltage vs. Temperature

## TEST CIRCUITS



Figure 29. Driver Voltage Measurements


Figure 30. Driver Voltage Measurements over Common-Mode Range


Figure 31. Driver Propagation Delay


## Notes

1. $\mathrm{V}_{I O}=\mathrm{V}_{\mathrm{CC}}$ FOR ADM3065E-EPIADM3067E-EP.

Figure 32. Driver Enable/Disable


Figure 33. Receiver Propagation Delay/Skew


Figure 34. Receiver Enable/Disable from Shutdown


NOTES

1. $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IO}}$ FOR ADM3066E-EP.
Figure 35. Receiver Enable/Disable

## THEORY OF OPERATION <br> HIGH SPEED IEC ESD PROTECTED RS-485

The ADM3065E-EP/ADM3066E-EP/ADM3067E-EP are 3.0 V to $5.5 \mathrm{~V}, 50 \mathrm{Mbps}$ RS- 485 transceivers with DO-160 Section 25 ESD protection on the bus pins. The ADM3065E-EP/ ADM3066E-EP/ADM3067E-EP can withstand up to $\pm 12 \mathrm{kV}$ contact discharge on transceiver bus pins ( $\mathrm{A}, \mathrm{B}, \mathrm{Y}$, and Z ) without latch-up or damage.

## DO-160 SECTION 25 ESD PROTECTION

ESD is the sudden transfer of electrostatic charge between bodies at different potentials caused by near contact or induced by an electric field. It has the characteristics of high current in a short time period. The primary purpose of the DO-160 Section 25 ESD test is to determine the immunity of systems to external ESD events outside the system during operation.

During testing, the data port is subjected to at least 10 positive and 10 negative single discharges. Selection of the test voltage is dependent on the system end environment.
Figure 36 shows the 8 kV contact discharge current waveform as described in the DO-160 Section 25 ESD specification. Some of the key waveform parameters are rise times of less than 1 ns and pulse widths of approximately 60 ns . The DO-160 Section 25 standard uses the same resistor/capacitor (RC) network and an equivalent test procedure as the IEC61000-4-2 standard.


Figure 36. DO-160 Section 25 ESD Waveform ( 8 kV )

Figure 37 shows the 8 kV contact discharge current waveform from the DO-160 Section 25 ESD standard compared to the HBM ESD 8 kV waveform. Figure 37 shows that the two standards specify a different waveform shape and peak current. The peak current associated with a DO-160 Section 25 ESD 8 kV pulse is 30 A , whereas the corresponding peak current for HBM ESD is more than five times less, at 5.33 A . The other difference is the rise time of the initial voltage spike, with the DO-160 Section 25 ESD waveform having a much faster rise time of 1 ns , compared to the 10 ns associated with the HBM ESD waveform. The amount of power associated with a DO-160 Section 25 waveform is much greater than that of an HBM ESD waveform. The HBM ESD standard requires the equipment under test to be subjected to three positive and three negative discharges, whereas the DO-160 standard requires 10 positive and 10 negative discharge tests.
The ADM3065E-EP/ADM3066E-EP/ADM3067E-EP with DO-160 Section 25 and IEC61000-4-2 ESD ratings is better suited for operation in harsh environments compared to other RS-485 transceivers that state varying levels of HBM ESD protection.


Figure 37. DO-160 Section 25 ESD Waveform 8 kV Compared to HBM ESD Waveform 8 kV

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 39. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


Figure 41. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADM3065ETRZ-EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3065ETRZ-EP-R7 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3065ETRMZ-EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 |
| ADM3065ETRMZ-EP-R7 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 |
| ADM3066ETRMZ-EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead Mini Small Outline Package [MSOP] | RM-10 |
| ADM3066ETRMZ-EP-R7 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead Mini Small Outline Package [MSOP] | RM-10 |
| ADM3067ETRZ-EP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package [SOIC_N] | R-14 |
| ADM3067ETRZ-EP-R7 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package [SOIC_N] | R-14 |
| EVAL-ADM3065EEBZ |  | 8-Lead SOIC Evaluation Board |  |
| EVAL-ADM3065EEB1Z |  | 8-Lead MSOP Evaluation Board |  |
| EVAL-ADM3066EEBZ |  | 10-Lead MSOP Evaluation Board |  |
| EVAL-ADM3067EEBZ |  | 14-Lead SOIC Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.
© 2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16781-0-4/19(0)

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
DP130SSEVM ISO3086TEVM-436 ADP5585CP-EVALZ CHA2066-99F AS8650-DB MLX80104 TESTINTERFACE I2C-CPEV/NOPB ISO35TEVM-434 416100120-3 XR18910ILEVB XR21B1421IL28-0A-EVB EVAL-ADM2491EEBZ MAXREFDES23DB\# MAX9286COAXEVKIT\# MAX3100EVKIT MAX13235EEVKIT MAX14970EVKIT\# XR21B1424IV64-0A-EVB CMOD232+ MAX13042EEVKIT+ MAX14838EVKIT\# MAXCAM705OV635AAA\# MAX9205EVKIT DS100BR111AEVK/NOPB DC241C MAX9286RCARH3DB\# MAX13035EEVKIT+ DC1794A SN65HVS885EVM EVB81112-A1 DFR0257 ZLR964122L ZLR88822L DC196A-B DC196A-A DC327A OM13585UL MAX16972AGEEVKIT\# MARS1-DEMO3-ADAPTER-GEVB MAX7315EVKIT+ PIM511 PIM536 PIM517 DEV-17512 STR-FUSB3307MPX-PPS-GEVK MAXREFDES177\# EVAL-ADM2567EEBZ EVAL-ADN4654EBZ MAX9275COAXEVKIT\# MAX2202XEVKIT\#


[^0]:     is enabled for $50 \%$ of the DI transmit time.

[^1]:    ${ }^{1}$ Maximum data rate assumes a ratio of tor:tarr:tof equal to 1:1:1.
    ${ }^{2} t_{D Z H(S H D N)}$ and $t_{D Z L(S H D N)}$ refer to the time for the device to enable when $D E$ changes from 0 V to $\mathrm{V}_{C C} . \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{CC}}$ for this condition.
    
    ${ }^{4}$ Minimum time required to put the device into shutdown: $D E$ and $\overline{\mathrm{RE}}$ must be disabled for more than 40 ns for the device to go into shutdown.

