## FEATURES

Interfaces to multiple serial and parallel precision converter evaluation boards
Supports high-speed LVDS interface
32MB SDRAM
4MB SRAM
USB 2.0 connection to PC
User reprogrammable Altera Cyclone FPGA
Provides 8 separate power supplies
Connects directly to Blackfin Ez-Kit

## APPLICATIONS

Evaluating Precision Converters
Creation of demonstration systems
Prototyping of end-user systems

## GENERAL DESCRIPTION

The CED1 board is part of a next generation platform from Analog Devices Inc., intended for use in evaluation, demonstration and development of systems using Analog Devices precision converters. It provides the necessary communications between the converter and the PC, programming or controlling the device, transmitting or receiving data over a USB link.

## PACKAGE CONTENTS

- CED Board
- USB A to Mini-B cable
- 7 Volt 15W Power Supply

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## Rev. PrA

Evaluation boards are only intended for device evaluation and not for production purposes. Evaluation boards are supplied "as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. No license is granted by implication or otherwise under any patents or other intellectual property by application or use of evaluation boards. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Analog Devices reserves the right to change devices or specifications at any time without notice. Trademarks and registered trademarks are the property of their respective owners. Evaluation boards are not authorized to be used in life support devices or systems.

## EVAL-CED1Z

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description .....  1
Package Contents. .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
General Description ..... 3
Connectors ..... 4
J5 - LVDS Connector .....  4
J1 - Mini USB ‘B’ connector .....  5
J2-2-pin screw terminal power connector .....
J4 - DC Power Connector ..... 5
J6 - FPGA JTAG Connector .....  5
J8, 9, 10 - 3x 90-way Blackfin Ez-Kit connectors .....  5
J3 - 96-way DIN41612 Connector .....  5
J7 - Analog Power Connector .....  8
J12 - SPORT Interface .....  8
J13 - SPI Interface .....  9
J14 - PPI Interface. .....  9
Connector Part Numbers .....  9
Power Supplies ..... 10
Schematics ..... 11
Ordering Guide ..... 24
ESD Caution. ..... 24

## REVISION HISTORY

7/07-Revision 0: Initial Revision

## Preliminary Technical Data

## GENERAL DESCRIPTION

The Converter Evaluation and Development board is intended to assist system designers evaluate and prototype systems utilizing precision converter components from Analog Devices. It provides a means to read and write data, control and program devices from a PC via a high-speed USB 2.0 connection.
Due to its design, the CED1 can handle interfacing to multiple devices simultaneously for users who may wish to prototype their system utilizing proven hardware components from Analog Devices.
The reconfigurable FPGA-based architecture of the board allows the FPGA to be reprogrammed at any time via the USB connection. This allows the user to develop and run their own code to accomplish their desired task.
The many interfacing options accommodate connection to a wide range of precision converter evaluation boards in different form factors. Three standard 0.1 -inch pitch headers are available, supporting SPI, SPORT and parallel functionality. A 96-way connector provides links to multiple
interfaces and power supplies simultaneously. LVDS is supported through a dedicated connector designed for data pairs with individual grounds.
For developments that require a processor as well as an FPGA, the CED1 board provides the means to connect directly to a Blackfin EZ-Kit. Three 90-way connectors present on the board mate directly with the Blackfin Ez-Kit allowing the development of very powerful systems and demonstrations.
To help minimize the amount of external equipment needed to run a system successfully, the CED board provides eight separate power supplies made available for external connection. The details of these supplies and their current ratings are contained in the Power Supply section of this document.
The CED board requires a single $7 \mathrm{~V}, 15 \mathrm{~W}$ supply which ships with the board. The user may also connect a bench-top supply providing it can source a minimum current of 2 A .


Figure 2. Major Component Locations

## EVAL-CED1Z

## CONNECTORS

Many connectors are provided on the CED board to facilitate design and attachment of a range of different form factor converter boards. Due to the number of connections available on the FPGA, certain signals on different connectors are shared and replicated across different connectors.

All signals have been named to assist the user in identifying the shared signals and to which group they belong. SPI signals begin with SPI_xxx, SPORT signals begin with SPORT_xxx and parallel/PPI signals begin with PAR_xxx/PPI_xxx. More details of these signals are given in the relevant connector sections.

## J5 - LVDS CONNECTOR

If connecting the CED1 to a high-speed LVDS converter evaluation board, this connector should be used. The connector provides for four differential receive and four differential transmit data pairs in addition to separate differential receive
and transmit clocks. Control of any high-speed device is normally achieved over an interface separate to the data. For this purpose, the SPI and some parallel control signals are also routed over this connector. With the inclusion of three power supplies, this connector provides the flexibility to interface to many LVDS converters. Details of the pin-out of this connector are given in Table 1.


Figure 3. LVDS Connector pin locations

Table 1. LVDS Connector pin out

| Pin Num | Pin Name | Description |
| :--- | :--- | :--- |
| 1A, 1B | +VarA | Variable voltage analog power supply. See power supply section for more details. |
| 1C, 1D | CLKOUT+/- | Differential Clock Output |
| 2A | $\overline{\text { PAR_CS0 }}$ | Parallel Chip Select 0 |
| 2B | PAR_RD | Parallel Read Strobe |
| C2-9, D2-7 | Dx+/- | Differential Data Receive or Transmit Pair. By default the CED board is configured for 4 <br> receive pairs (D0-3) and 4 transmit pairs (D4-7). These can be reconfigured by changing <br> the termination resistors on the CED board. See schematics for more details. |
| A3-6 | SPI_SELx | SPI Peripheral Chip Select |
| B3 | PAR_WR | Parallel Write Strobe |
| B4 | SPI_MISO | SPI Master In, Slave Out Data line |
| B5 | SPI_MOSI | SPI Master Out, Slave In Data line |
| B6 | SPI_CLK | SPI Clock |
| A7 | TMR0/PPI_FS2 | Timer 0 or Frame Sync 2 for PPI usage |
| B7 | GPIO3/TMR1/PPI_FS1 | General Purpose I/O, Timer 1 or Frame Sync 2 for PPI usage |
| A8 | RXINT/GPIO2/PPI_FS3 | Receive Interrupt, General Purpose I/O or Frame Sync 3 for PPI usage |
| B8 | GPIO4/PAR_A0 | General Purpose I/0 or parallel address LSb |
| A9, B9 | +3.3VD_Edge | +3.3V Digital power supply |
| A10, B10 | +VarD | Variable voltage digital power supply. See power supply section for more details. |
| C10, D10 | CLKIN+/- | Differential Clock Input pair |

## J1 - MINI USB ‘B’ CONNECTOR

This is used to connect the CED1 to the PC for control and data transfer

## J2-2-PIN SCREW TERMINAL POWER CONNECTOR

This connector is used when powering the CED board with a lab supply. Care must be taken to ensure the external supply is connected with the correct polarity.

## J4 - DC POWER CONNECTOR

When using the CED1 with the supplied power supply, the DC plug should be connected here. The polarity for this connector is centre positive.

## J6 - FPGA JTAG CONNECTOR

This can be used with Altera SignalTap Logic Analyzer and appropriate hardware to assist with FPGA development and debug.

## J8, 9, 10 - 3× 90-WAY BLACKFIN EZ-KIT CONNECTORS

These three connectors bring across most of the peripheral signals from the Blackfin Ez-Kit directly into the FPGA where
they can be used directly or rerouted to the other connectors. Additional processor or microcontroller boards could be designed and connected here if the user wished to add a processor to the design. See the Blackfin Ez-Kit manual for details of these connectors.

## J3 - 96-WAY DIN41612 CONNECTOR

This connector has traditionally appeared on most precision ADC evaluation boards. It contains SPI, SPORT and Parallel signals as well as programmable digital and 5 separate analog power supplies. Pin out for this connector is shown in Table 2.


Figure 4. 96-way connector pin locations

Table 2. 96-way connector pin-out

| Pin Num | Pin Name | Description |
| :--- | :--- | :--- |
| A1 | SPORT_DT1PRI/ <br> SPI_MOSI/PAR_D16 | Sport1 Data Transmit Primary. SPI Master Out, Slave In data line. Parallel Data bit 16. |
| B1 | GPIO3/TMR1/ <br> PPI_FS1 | General Purpose I/O bit 3. Timer 1. Parallel Peripheral Interface Frame Sync 1. |
| C1 | SPORT_DR1PRI/ <br> SPI_MISO/PAR_D19 | Sport 1 Data Receive Primary. SPI Master In, Slave Out data line. Parallel Data bit 19. |
| A2 | SPORT_TFS1/ <br> SPI_SELO/PAR_D17 | Sport 1 Transmit Frame Sync. SPI Peripheral Chip Select 0. Parallel Data bit 17. |
| B2 | PAR_D0 | Parallel Data bit 0 (LSb) |
| C2 | SPORT_RFS1/ <br> SPI_SEL1/PAR_D20 | Sport 1 Receive Frame Sync. SPI Peripheral Chip Select 1. Parallel Data bit 20. |
| A3 | SPORT_TSCLK1/ <br> SPI_CLK/PAR_D18 | Sport 1 Transmit Serial Clock. SPI Clock. Parallel Data bit 18. |
| B3 | PAR_D1 | Parallel Data bit 1. |
| C3 | SPORT_RSCLK1/ <br> SPI_CLK/PAR_D21 | Sport 1 Receive Clock. SPI Clock. Parallel Data bit 21. |
| A4, B4, C4 | DGND | Digital Ground |
| A5 | SPORT_DTOPRI/ <br> SPI_SEL7 | Sport 0 Data Transmit Primary. SPI Peripheral Chip Select 7 |
| B5 | PAR_D2 | Parallel Data bit 2 |


| C5 | SPORT_DROPRI/ <br> SPI_SEL4 | Sport 0 Data Receive Primary. SPI Peripheral Chip Select 4 |
| :---: | :---: | :---: |
| A6 | SPORT_TFSO/ SPI_SEL6 | Sport 0 Transmit Frame Sync. SPI Peripheral Chip Select 6 |
| B6 | PAR_D3 | Parallel Data bit 3 |
| C6 | SPORT_RFSO/ <br> SPI_SEL3 | Sport 0 Receive Frame Sync. SPI Peripheral Chip Select 3 |
| A7 | SPORT_TSCLKO/ SPI_SEL5 | Sport 0 Transmit Serial Clock. SPI Peripheral Chip Select 5 |
| B7 | PAR_D4 | Parallel Data bit 4 |
| C7 | SPORT RSCLKO/ SPI_SEL2 | SPORT 0 Receive Serial Clock. SPI Peripheral Chip Select 2 |
| A8, B8, C8 | $+\operatorname{VarD}(\mathrm{DV} \mathrm{DD}$ ) | Variable Digital Power Supply. See Power Supply section for further details. |
| A9 | PAR_RD | Parallel Read Strobe |
| B9 | PAR_D5 | Parallel Data bit 5 |
| C9 | PAR_WR | Parallel Write Strobe |
| A10 | PAR_D22/PAR_A7 | Parallel Data bit 22. Parallel Address bit 7 (MSb) |
| B10 | PAR_D6 | Parallel Data bit 5 |
| C10 | PAR_CSO | Parallel Chip Select 0 |
| A11 | SPORT_DTOSEC/ PAR_CS1/PAR_A5 | Sport 0 Data Transmit Secondary. Parallel Chip Select 1. Parallel Address bit 5 |
| B11 | PAR_D7 | Parallel Data bit 7 |
| C11 | GPIO6/PAR_D23/ PAR_A6 | General Purpose I/O bit 6. Parallel Data bit 23. Parallel Address bit 6 |
| A12, B12, C12 | DGND | Digital Ground |
| A13 | TWI_SDA/PAR_CS3/ PAR_A3 | Two Wire Interface Serial Data. Parallel Chip Select 3. Parallel Address bit 3 |
| B13 | PAR_D8 | Parallel Data bit 8 |
| C13 | SPORT_DROSEC/ PAR_CS2/PAR_A4 | Sport 0 Data Receive Secondary. Parallel Chip Select 2. Parallel Address bit 4 |
| A14 | GPIO5/PAR_A1 | General Purpose I/O bit 5. Parallel Address bit 1 |
| B14 | PAR_D9 | Parallel Data bit 9 |
| C14 | TWI_SCL/GPIO7/ PAR_A2 | Two Wire Interface Serial Clock. General Purpose I/O bit 7 (MSb). Parallel Address bit 2 |
| A15 | GPIOO | General Purpose I/O bit 0 (LSb) |
| B15 | PAR_D10 | Parallel Data bit 10 |
| C15 | GPIO4/PAR_A0 | General Purpose I/O bit 4. Parallel Address bit 0 (LSb) |
| A16, B16, C16 | DGND | Digital Ground |

## Preliminary Technical Data

| A17 | TMR0/PPI_FS2 | Timer 0. Parallel Peripheral Interface Frame Sync 2 |
| :---: | :---: | :---: |
| B17 | PAR_D11 | Parallel Data bit 11 |
| C17 | RXINT/GPIO2/ <br> PPI_FS3 | Receive Data Interrupt. General Purpose I/O bit 2. Parallel Peripheral Interface Frame Sync 3 |
| A18 | PAR_D12 | Parallel Data bit 12 |
| B18 | PAR_D13 | Parallel Data bit 13 |
| C18 | PAR_D14 | Parallel Data bit 14 |
| A19 | CLKOUT | Clock Output |
| B19 | GPIO1 | General Purpose I/O bit 1 |
| C19 | PAR_D15 | Parallel Data bit 15 |
| A20, B20, C20 | DGND | Digital Ground |
| $\begin{aligned} & \text { A21-26, B21- } \\ & \text { 26, C21-26 } \end{aligned}$ | AGND | Analog Ground |
| A27, C27 | +VarA | Variable Analog Power Supply. See Power Supply section for further details. |
| B27 | AGND | Analog Ground |
| A28 | N/C | No Connect. Do not use this pin. |
| B28 | AGND | Analog Ground |
| C28 | N/C | No Connect. Do not use this pin. |
| A29, B29, C29 | AGND | Analog Ground |
| A30 | -12VA | -12V Analog Power Supply. See Power Supply section for further details. |
| B30 | AGND | Analog Ground |
| C30 | +12VA | +12V Analog Power Supply. See Power Supply section for further details. |
| A31, B31, C31 | -5VA ( $\mathrm{AV}_{\text {Ss }}$ ) | -5V Analog Power Supply. See Power Supply section for further details. |
| A32, B32, C32 | $+5 \mathrm{VA}\left(\mathrm{AV} \mathrm{VD}_{\text {}}\right)$ | +5V Analog Power Supply. See Power Supply section for further details. |

## J7 - ANALOG POWER CONNECTOR

If any analog power supplies are required on boards connected to the CED1 via any connector other than the J3 (96-way), they can be taken from this pin header. Pin-out details of this connector are given in Table 3. Further details of the power supplies are given in the following section.


Figure 5. Analog Power Connector Pin Locations

Table 3. Analog Power Connector pin-out

| Pin <br> No | Function | Description |
| :--- | :--- | :--- |
| 1 | +12VA_Edge | +12V Analog Supply |
| 2 | -12VA_Edge | -12V Analog Supply |
| $3,6,8$ | AGND | Analog Ground |
| 4 | +5VA_Edge | +5V Analog Supply |
| 5 | -5VA_Edge | -5V Analog Supply |
| 7 | +VarA | Variable Voltage Analog Supply. <br> See Power Supply Section for <br> more details. |

## J13 - SPI INTERFACE

Using the SPI connector instead of the SPORT should only be considered when the user is satisfied that the device being connected is completely compatible with the SPI specification. This implies that only 8 - or 16 -bit active low framing is required. See Table 5 for pin-out details of this connector. This connector is compatible with the SPI connector on the Blackfin Stamp and Ez-Kits. More information on the pin names is given in the section detailing the 96-way connector.

Table 5. SPI Connector Pin out

| $+5 V D \_E d g e$ | $\mathbf{1}$ | $\mathbf{2}$ | $+3.3 V D \_E d g e$ |
| :---: | :---: | :---: | :---: |
| $+5 V D \_E d g e$ | $\mathbf{3}$ | $\mathbf{4}$ | $+3.3 V D \_E d g e$ |
| SPI_MOSI | $\mathbf{5}$ | $\mathbf{6}$ | SPI_MISO |
| $\overline{\text { RESET }}$ | $\mathbf{7}$ | $\mathbf{8}$ | SPI_CLK |
| SPI_SEL1 | $\mathbf{9}$ | $\mathbf{1 0}$ | $\overline{\text { SPI_SS }}$ |
| SPI_SEL3 | $\mathbf{1 1}$ | $\mathbf{1 2}$ | SPI_SEL2 |
| SPI_SEL5 | $\mathbf{1 3}$ | $\mathbf{1 4}$ | SPI_SEL4 |
| SPI_SEL7 | $\mathbf{1 5}$ | $\mathbf{1 6}$ | SPI_SEL6 |
| N/C (Keying Pin) | $\mathbf{1 7}$ | $\mathbf{1 8}$ | DGND |
| +7V | $\mathbf{1 9}$ | $\mathbf{2 0}$ | DGND |

## J14-PPI INTERFACE

This connector is intended to allow attachment of daughter boards designed to connect to the PPI Connector on the Blackfin Stamp and Ez-Kit. However, with the signals provided, it should be possible to connect to most parallel interface devices needing up to 16 data bits and multiple control signals.

The inclusion of the SPI signals on this connector allows for separate data and configuration interfaces if required. See Table 6 for details of this connector. More information on the pin names is given in the section detailing the 96-way connector.
Table 6. PPI Connector Pin out

| +5VD_Edge | $\mathbf{1}$ | $\mathbf{2}$ | +7V |
| :---: | :---: | :---: | :---: |
| +5VD_Edge | $\mathbf{3}$ | $\mathbf{4}$ | N/C (Keying Pin) |
| +3.3VD_Edge | $\mathbf{5}$ | $\mathbf{6}$ | CLKOUTP_EXT |
| +3.3VD_Edge | $\mathbf{7}$ | $\mathbf{8}$ | PAR_D0 |
| PAR_D1 | $\mathbf{9}$ | $\mathbf{1 0}$ | PAR_D2 |
| PAR_D3 | $\mathbf{1 1}$ | $\mathbf{1 2}$ | PAR_D4 |
| PAR_D5 | $\mathbf{1 3}$ | $\mathbf{1 4}$ | PAR_D6 |
| PAR_D7 | $\mathbf{1 5}$ | $\mathbf{1 6}$ | PAR_D8 |
| PAR_D9 | $\mathbf{1 7}$ | $\mathbf{1 8}$ | PAR_D10 |
| PAR_D11 | $\mathbf{1 9}$ | $\mathbf{2 0}$ | PAR_D12 |
| PAR_D13 | $\mathbf{2 1}$ | $\mathbf{2 2}$ | PAR_D14 |
| PAR_D15 | $\mathbf{2 3}$ | $\mathbf{2 4}$ | SPI_SEL3 |
| SPI_SEL2 | $\mathbf{2 5}$ | $\mathbf{2 6}$ | SPI_SEL1 |
| SPI_SS | $\mathbf{2 7}$ | $\mathbf{2 8}$ | RESET |
| RxInt/GPIO2/PPI_FS3 | $\mathbf{2 9}$ | $\mathbf{3 0}$ | SPI_MOSI |
| GPIO3/TMR1/PPI_FS1 | $\mathbf{3 1}$ | $\mathbf{3 2}$ | SPI_MISO |
| TMR0/PPI_FS2 | $\mathbf{3 3}$ | $\mathbf{3 4}$ | SPI_CLK |
| DGND | $\mathbf{3 5}$ | $\mathbf{3 6}$ | TWI_SDA |
| DGND | $\mathbf{3 7}$ | $\mathbf{3 8}$ | TWI_SCK |
| DGND | $\mathbf{3 9}$ | $\mathbf{4 0}$ | DGND |

## CONNECTOR PART NUMBERS

Table 7. Connector Part Numbers

| Ref. <br> Des. | Description | Manufacturer | Part Number | Mating Connector |
| :--- | :--- | :--- | :--- | :--- |
| J1 | USB Mini-B connector | Molex | 565790576 | Standard Mini-B USB Cable |
| J2 | 2-pin screw terminal | Camden Electronics | CTB5000/2 | Cables inserted directly |
| J3 | 96-Way 90 ${ }^{\circ}$ DIN41612 socket | Harting | 09732966801 | 09031966921 |
| J4 | DC Barrel connector, 2mm centre | Kycon | KLDX-SMT2-0202-A | Cliff- DCPP1 (FC68147) |
| J5 | LVDS connector | Tyco Electronics | 1469028-1 | 1469169-1 |
| J6 | 10-Pin, 2 row standard 0.1" pitch header | Harwin | M20-8760542 | M20-7830546 |
| J8-10 | 90-way Micro-strip Terminal | Samtec | TFC-145-X2-FD-A | SFC-145-T2-FD-A |
| J12 | 34-Pin, 2 row standard 0.1" pitch header | Harwin | M20-8761742 | M20-7831746 |
| J13 | 20-Pin, 2 row standard 0.1" pitch header | Harwin | M20-8761042 | M20-7831046 |
| J14 | 40-Pin, 2 row standard 0.1" pitch header | Harwin | M20-8762042 | M20-7832046 |

## POWER SUPPLIES

The CED board provides multiple power supplies that are made available for use with connected boards. A single 7V supply is required for the CED board and this is used to power the board itself and the supplies for boards connected to it. A resettable 2A fuse limits the current that can be drawn from the supply thus limiting the power consumption of the CED and any attached boards.

On it's own without any converter boards attached, the idle current of the CED is approximately 220 mA . When accessing SRAM for example, the current drawn by the CED board itself can increase significantly. Users designing boards to operate with the CED that wish to use the supplies provided must bear in mind the total available power when calculating their power requirements.

While the supplies generated on the CED are kept as clean as possible, designers of boards connected to the CED must ensure that all devices and supplies are adequately decoupled. This will prevent noise being fed back onto the power supplies of the CED. Excessive noise introduced on to the power supplies may cause the CED or attached boards to malfunction.

The voltage and current ratings of the supplies listed in Table 8 are defined to be absolute maximum limits. While fuses and thermal overload protection have been provided in the power supply circuitry, attempting to draw more current from a particular supply or exceeding the total power available from a combination of supplies may cause damage to the CED board.

Table 8. Power Supplies

| Name | Voltage | Max. Current | Test Conditions / Comments |
| :--- | :--- | :--- | :--- |
| + VarA | +1.5 V to +5.5 V | 300 mA | Regulation may suffer at lower voltages. |
| -12 VA | $-12 \mathrm{~V} \pm 5 \%$ | 100 mA | Fuse limited at 100 mA. |
| +12 VA | $+12 \mathrm{~V} \pm 5 \%$ | 100 mA | Fuse limited at 100 mA. |
| -5 VA | $-5 \mathrm{~V} \pm 5 \%$ | 100 mA | Fuse limited at 100 mA. |
| +5 VA | $+5 \mathrm{~V} \pm 5 \%$ | 500 mA | Regulator rated for 500 mA but thermally limited. |
| +5 VD | $+5 \mathrm{~V} \pm 5 \%$ | 500 mA | Regulator rated for 500 mA but thermally limited. |
| +3.3 VD | $+3.3 \mathrm{~V} \pm 5 \%$ | 300 mA | Thermally limited. |
| + VarD | +1.5 V to +5.5 V | 300 mA | Regulation may suffer at lower voltages. |
| +7 V | $+7 \mathrm{~V} \pm 5 \%$ | 2 A | Total current that can be drawn through board including all other supplies. Fuse limited. |

## Preliminary Technical Data

## SCHEMATICS














Ordering Information

## ORDERING GUIDE

| Model | Description |
| :--- | :--- |
| EVAL-CED1Z ${ }^{1}$ | Converter Evaluation and <br> Development Board |

${ }^{1} Z=$ RoHS Compliant Part.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ

