# $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}} 730 \mathrm{MHz}, 500 \mathrm{~V} / \mu \mathrm{s}$, Low Distortion Rail-to-Rail Output Op Amps with Shutdown DESCRIPTION 

## features

## - Ultra Low Voltage Noise: $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}}$

- Low Distortion at High Speeds:

HD2/HD3 <-100dBC ( $\left.A v=+1,4 V_{p-p}, 2 M H z, R_{L}=1 k \Omega\right)$

- High Slew Rate: 500V/us
- GBW $=890 \mathrm{MHz}$
- $-3 d B$ Frequency $\left(A_{V}=+1\right)$ : 730MHz
- Input Offset Voltage: $250 \mu \mathrm{~V}$ Max Across Temperature
- Offset Drift : $0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Input Common Mode Range Includes Negative Rail
- Output Swings Rail-to-Rail
- Supply Current: $16 \mathrm{~mA} /$ Channel Typ
- Shutdown Supply Current $=500 \mu \mathrm{~A}$
- Operating Supply Range: 2.8 V to 11.75 V
- Large Output Current: 80 mA Min
- Very High Open Loop Gain: 5.6V/ $/ \mathrm{V}$ ( 135 dB ), $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$
- Operating Temp Range: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Singles in 8-Lead SOIC, TSOT-23, DC-6, Duals in DD10, MS8


## APPLICATIONS

- Optical Electronics: Fast Transimpedance Amplifiers
- Driving High Dynamic Range A/D Converters
- Active Filters
- Video Amplifiers
- High Speed Differential to Single-Ended Conversion
- Low Voltage Hi-Fi Amplification

All registered trademarks and trademarks are the property of their respective owners

The LTC®6228/LTC6229 are single/dual very fast, low noise rail-to-rail output, unity gain stable op amps. They have a gain-bandwidth product of 890MHz and a slew rate of $500 \mathrm{~V} / \mu \mathrm{s}$. The low input referred voltage noise of only $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and low distortion performance of better than -100 dB at $4 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ even for signals as fast as 2 MHz make them ideal for applications that require high dynamic range and deal with high slew rate signals, such as driving A/D converters. Additional features include Shutdown and the ability to enable/disable internal bias current cancellation to optimize noise performance.

The combination of low offset, low offset drift, high gain and high CMRR make the LTC6228 family the superior choice for wide dynamic range applications.

The LTC6228 family maintains excellent performance for supply voltages of 2.8 V to 11.75 V and the devices are specified at supplies of $3 \mathrm{~V}, 5 \mathrm{~V}$ and $10 \mathrm{~V}( \pm 5 \mathrm{~V})$. With an input range extending to the negative rail and an output range that encompasses the entire supply range, the operational amplifier can accommodate wide swinging signals, and single supply operation.

For space constrained PCB layouts, the LTC6228 is available in a $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN and the LTC6229 is available in a $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN. The amplifiers are also available in conventional leaded packages. These amplifiers can be used as improved replacements for many high speed op amps to improve speed, noise, distortion and dynamic range.

## TYPICAL APPLICATION

LTC6228 Based Driver for the LTC2387-18 SAR ADC


System Performance: $2 \times$ LTC6228 Driving LTC2387-18 8192 Point FFT, -1dBFS $\mathrm{f}_{\mathrm{SMPL}}=15 \mathrm{Msps}, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{MHz}$


## LTC6228/LTC6229

## ABSOLUTE MAXIMUM RATINGS (Nole 1)

| Total Supply Voltage ( $\mathrm{V}^{-}$to $\mathrm{V}^{+}$) .............................12V | Output Current (OUT, FB)(Note 3) ................... $\pm 100 \mathrm{~mA}$ |
| :---: | :---: |
| Input Voltage (-IN, +IN, $\overline{\text { SHDN }}$ ).... $\mathrm{V}^{-}-0.3 \mathrm{~V}$ to $\mathrm{V}^{+}+0.3 \mathrm{~V}$ | Output Short-Circuit Duration ............Thermally Limited |
| Input Current (-IN, +IN, SHDN) (Note 2)............. $\pm 10 \mathrm{~mA}$ | Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | Maximum Junction Temperature ....................... $150^{\circ} \mathrm{C}$ |
| LTC6228I/LTC6229I (Note 4).............. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | Lead Temperature (Soldering 10s) |
| LTC6228H/LTC6229H (Note 4) .......... $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | (MSOP/S8/TSOT Only) ....................................300º |
| Specified Temperature Range |  |
| LTC6228I/LTC6229I (Note 4).............. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |
| LTC6228H/LTC6229H (Note 4) .......... $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

## PIn CONFIGURATION



## LTC6228/LTC6229

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| LTC6228IS6\#TRMPBF | LTC6228IS6\#TRPBF | LTHGB | 6-Lead TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6228HS6\#TRMPBF | LTC6228HS6\#TRPBF | LTHGB | 6-Lead TSOT-23 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6228IDC\#TRMPBF | LTC6228IDC\#TRPBF | LHGC | 6 -Lead 2mm $\times 2 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6228HDC\#TRMPBF | LTC6228HDC\#TRPBF | LHGC | 6 -Lead 2mm $\times 2 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6228IS8\#TRMPBF | LTC6228IS8\#TRPBF | 6228 | 8-Lead SOIC-8 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6228HS8\#TRMPBF | LTC6228HS8\#TRPBF | 6228 | 8-Lead SOIC-8 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC62291MS8E\#PBF | LTC62291MS8E\#TRPBF | LTGHD | 8-Lead MSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6229HMS8E\#PBF | LTC6229HMS8E\#TRPBF | LTGHD | 8-Lead MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6229IDD\#PBF | LTC6229IDD\#TRPBF | LHGF | 10-Lead 3mm $\times 3 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6229HDD\#PB | LTC6229HDD\#TRPBF | LHGF | 10 -Lead 3mm $\times 3 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult ADI Marketing for parts specified with wider operating temperature ranges.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

## ELECTRICAL CHARACTERISTICS (VS $= \pm 5 V)$ The o denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHDN}}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{0 S}$ | Input Offset Voltage |  | $\bullet$ | $\begin{gathered} \hline-95 \\ -250 \end{gathered}$ | 20 | $\begin{gathered} 95 \\ 250 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }}$ | Input Offset Voltage Match (LTC6229) |  | $\bullet$ | $\begin{aligned} & \hline-140 \\ & -400 \end{aligned}$ | 18 | $\begin{aligned} & 140 \\ & 400 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {cVos }}$ | Input Offset Voltage Drift |  | $\bullet$ |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current (Note 6) | Bias Cancellation Disabled | $\bullet$ | $\begin{aligned} & -40 \\ & -44 \end{aligned}$ | -16 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-2.5 \\ & -4.1 \end{aligned}$ | 0.6 | $\begin{aligned} & 2.5 \\ & 4.1 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{B}}$ | Input Bias Current Match (LTC6229) | Bias Cancellation Disabled | $\bullet$ | $\begin{aligned} & \hline-2 \\ & -3 \end{aligned}$ | 0.3 | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-3 \\ & -4 \end{aligned}$ | 0.3 | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{\mathrm{l}} \mathrm{S}$ | Input Offset Current | Bias Cancellation Disabled | $\bullet$ | $\begin{gathered} \hline-0.55 \\ -0.8 \end{gathered}$ | 0.1 | $\begin{gathered} 0.55 \\ 0.8 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{gathered} \hline-0.9 \\ -1 \end{gathered}$ | 0.1 | $\begin{gathered} 0.9 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta l_{0 S}$ | Input Offset Current Match (LTC6229) | Bias Cancellation Disabled | $\bullet$ | $\begin{gathered} \hline-1 \\ -1.4 \end{gathered}$ | 0.15 | $\begin{gathered} 1 \\ 1.4 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-1.3 \\ & -1.6 \end{aligned}$ | 0.25 | $\begin{aligned} & \hline 1.3 \\ & 1.6 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{e_{n}}$ | Input Noise Voltage Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 0.88 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10Hz |  |  | 0.94 |  | $\mu \mathrm{V} \mathrm{P}_{\text {- }}$ |
| $\mathrm{i}_{n}$ | Input Current Noise Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ Bias Cancellation Disabled $\mathrm{f}=1 \mathrm{MHz}$ Bias Cancellation Enabled |  |  | $\begin{gathered} \hline 3 \\ 6.3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  |  | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Differential Mode Common Mode |  |  | $\begin{gathered} 2.6 \\ 4 \end{gathered}$ |  | $k \Omega$ $M \Omega$ |

## LTC6228/LTC6229

ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}= \pm 5 \mathrm{~V}\right)$ The odenotes his speefifations wich apply ver fle full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHDN}}=$ floating unless otherwise noted.


ELECTRICAL CHARACTERISTICS (VS $= \pm 5 V)$ The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MII | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.75 \mathrm{~V}$ |  |  | 500 |  | ns |
| $\mathrm{t}_{\text {S_0.1 }}$ | Setting Time to 0.1\% | $A_{V}=1,2 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 26 |  | ns |
|  |  | $A_{V}=1,4 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 34 |  | ns |
| $t_{\text {S }}$-0.01 | Settling Time to 0.01\% | $A_{V}=1,6 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 53 |  | ns |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{V}}=+4,8 \mathrm{~V}$ Output Step (Note 8) | $\bullet$ | 320 250 | 500 |  | V/ $/ \mathrm{S}$ <br> $\mathrm{V} / \mathrm{\mu s}$ |
| FPBW | Full Power Bandwidth | $\mathrm{V}_{\text {OUT }}=8 \mathrm{~V}_{\text {P-P, }}, \mathrm{A}_{\mathrm{V}}=+2, \mathrm{THD}<-40 \mathrm{dBC}$ |  |  | 12.5 |  | MHz |
| HD2/HD3 | Harmonic Distortion, $R_{L}=1 \mathrm{k} \Omega$ to Half Supply, $A_{V}=+1$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, V_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=4 \mathrm{~V}_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, V_{0}=4 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, V_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, V_{0}=2 V_{P-P} \end{aligned}$ |  |  | $\begin{gathered} \hline-113 /-119 \\ -126 /-131 \\ -107 /-114 \\ -119 /-132 \\ -83 /-96 \\ -90 /-113 \\ -74 /-89 \end{gathered}$ |  | dBC dBc dBC dBC dBc dBc dBc |
|  | Harmonic Distortion, $R_{L}=100 \Omega$ to Half Supply, $A_{V}=+1$ |  |  |  | $\begin{gathered} \hline-105 /-106 \\ -118 /-124 \\ -97 /-107 \\ -100 /-114 \\ -79 /-75 \\ -83 /-82 \\ -72 /-68 \end{gathered}$ |  | dBC dBc dBc dBC dBC dBc dBc |
| $\overline{\Delta G}$ | Differential Gain (NTSC) | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{aligned} & 0.008 \\ & 0.001 \end{aligned}$ |  | \% $\%$ |
| $\Delta \theta$ | Differential Phase (NTSC) | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{gathered} 0.004 \\ 0.09 \end{gathered}$ |  | $\begin{aligned} & \hline \text { Deg } \\ & \text { Deg } \end{aligned}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}=\mathbf{5 V} \mathbf{, O V}\right)$ The $\bullet$ denotes the speciications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{S}=5 \mathrm{~V}, \mathrm{OV}, \mathrm{V}_{C M}=\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{S H D N}=$ floating unless otherwise noted.


## LTC6228/LTC6229

ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}=\mathbf{5 V}, \mathbf{O V}\right)$ The otenotes stie sperifiations wich hapily over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{O U T}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  | 0.88 |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10Hz |  | 0.94 |  |  | $\mu \mathrm{V}_{\text {P-P }}$ |
| $\mathrm{i}_{n}$ | Input Current Noise Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ Bias Cancellation Disabled $f=1 \mathrm{MHz}$ Bias Cancellation Enabled |  | $\begin{gathered} 3 \\ 6.3 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ |  |  | pF pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Differential Mode Common Mode |  | $\begin{gathered} 2.6 \\ 4 \end{gathered}$ |  |  | $k \Omega$ $M \Omega$ |
| $\overline{A_{V O L}}$ | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CM }} \pm 2$ | $\bullet$ | $\begin{aligned} & \hline 120 \\ & 115 \end{aligned}$ | 140 |  | dB dB |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to Half Supply, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CM }} \pm 2$ | $\bullet$ | $\begin{aligned} & 106 \\ & 100 \end{aligned}$ | 120 |  | dB dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}^{-}-0.1$ to $\mathrm{V}^{+}-1.2 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 97 \\ & 92 \end{aligned}$ | 110 |  | dB dB |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range |  | $\bullet$ | V -0.1 |  | $\mathrm{V}^{+}-1.2$ | V |
| PSRR ${ }^{+}$ | Positive Power Supply Rejection Ratio | $\mathrm{V}^{-}=-1 \mathrm{~V}, \mathrm{~V}^{+}=1.8 \mathrm{~V}$ to 10.75 V | $\bullet$ | $\begin{gathered} 100 \\ 95 \end{gathered}$ | 110 |  | dB dB |
| PSRR ${ }^{-}$ | Negative Power Supply Rejection Ratio | $\mathrm{V}^{+}=1.5 \mathrm{~V}, \mathrm{~V}^{-}=-1.3 \mathrm{~V}$ to -10.25 V | $\bullet$ | $\begin{aligned} & 103 \\ & 100 \end{aligned}$ | 126 |  | dB dB |
|  | Supply Voltage Range ( $\left.\mathrm{V}^{+}-\mathrm{V}^{-}\right)$(Note 5) |  | $\bullet$ | 2.8 |  | 11.75 | V |
| $\overline{\mathrm{V}} \mathrm{L}$ | Output Swing Low ( $\mathrm{V}_{\text {OUT }}-\mathrm{V}^{-}$) | No Load | $\bullet$ | 7 |  | $\begin{aligned} & 18 \\ & 32 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ | 40 |  | $\begin{aligned} & 70 \\ & 90 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=25 \mathrm{~mA}$ | $\bullet$ | 150 |  | $\begin{aligned} & 220 \\ & 300 \end{aligned}$ | mV mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High ( $\mathrm{V}_{C C}-\mathrm{V}^{+}$) | No Load | $\bullet$ | 26 |  | $\begin{aligned} & 48 \\ & 58 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ | 93 |  | $\begin{aligned} & 144 \\ & 185 \end{aligned}$ | mV mV |
|  |  | $I_{\text {SOURCE }}=25 \mathrm{~mA}$ | $\bullet$ | 255 |  | $\begin{aligned} & 347 \\ & 459 \end{aligned}$ | mV mV |
| ISC | Output Short-Circuit Current | Sourcing | $\bullet$ | -110 |  | $\begin{aligned} & \hline-65 \\ & -52 \end{aligned}$ | mA mA |
|  |  | Sinking | $\bullet$ | $\begin{aligned} & 70 \\ & 45 \end{aligned}$ | 110 |  | mA mA |
| $I_{S}$ | Supply Current per Channel |  | $\bullet$ |  | 16.5 | $\begin{aligned} & \hline 17.8 \\ & 19.6 \end{aligned}$ | mA mA |
| $\mathrm{I}_{\text {SD }}$ | Disable Supply Current per Channel, Amplifier Off | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ |  | 300 | $\begin{aligned} & 380 \\ & 430 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{\mathrm{V}_{\text {L_S }} \text { SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Amplifier |  | $\bullet$ |  |  | $\mathrm{V}^{+}-2.65$ | V |
| $\mathrm{V}_{\mathrm{H}+\text { SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage High, Enable Amplifier |  | $\bullet$ | $\mathrm{V}^{+}-1.6$ |  |  | V |
| VL_IBIAS | SHDN Pin Input Voltage Low, Disable Bias Cancellation |  | $\bullet$ |  |  | $\mathrm{V}^{+}-1$ | V |
| V ${ }_{\text {H_IBIAS }}$ | SHDN Pin Input Voltage Low, Enable Bias Cancellation |  | $\bullet$ | $\mathrm{V}^{+}-0.35$ |  |  | V |
| $\underline{\text { L_S SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Current, Disable Amplifier | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ | -10 | -2.5 | 10 | $\mu \mathrm{A}$ |

## 

 over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{OV}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {H_SHDN }}$ | SHDN Pin Input Current, Enable Amplifier | $V_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ | $\bullet$ | -10 | -0.3 | 10 | $\mu \mathrm{A}$ |
| IL_IBIAS | SHDN Pin Input Current Low, Disable Bias Cancellation | $V_{\text {SHDN }}=\mathrm{V}^{+}-1 \mathrm{~V}$ | $\bullet$ | -10 | 0.265 | 10 | $\mu \mathrm{A}$ |
| ${ }_{\text {IH_IBIAS }}$ | $\overline{\text { SHDN }}$ Pin Input Current Low, Enable Bias Cancellation | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-0.35 \mathrm{~V}$ | $\bullet$ | -10 | 1 | 10 | $\mu \mathrm{A}$ |
| IOSD | Output Leakage Current in Shutdown | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-2.65 \mathrm{~V}$, OUT Shorted to $\mathrm{V}^{+}$or $\mathrm{V}^{-}$ |  |  | 100 |  | nA |
| BW | -3dB Closed Loop Bandwidth | $A_{V}=1, R_{L}=1 \mathrm{k} \Omega$ to Half Supply |  |  | 800 |  | MHz |
| GBW | Gain-Bandwidth Product | $f=5 \mathrm{MHz}, R_{L}=1 \mathrm{k} \Omega$ to Half Supply | $\bullet$ | $\begin{aligned} & 700 \\ & 600 \end{aligned}$ | 865 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ${ }^{\text {ton }}$ | Turn-On Time | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ to $\mathrm{V}^{+}-1.6 \mathrm{~V}$ |  |  | 900 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.65 \mathrm{~V}$ |  |  | 500 |  | ns |
| $\mathrm{t}_{\text {S_0.1 }}$ | Settling Time to 0.1\% | $A_{V}=1,2 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 26 |  | ns |
| SR | Slew Rate | $A_{V}=+4,4 \mathrm{~V}$ Output Step (Note 8) |  |  | 350 |  | V/us |
| FPBW | Full Power Bandwidth | $V_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}, A_{V}=+2, \mathrm{THD}<-40 \mathrm{dBC}$ |  |  | 18 |  | MHz |
| HD2/HD3 | Harmonic Distortion, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, V_{0}=2 \mathrm{~V}_{\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, \mathrm{~V}_{0}=2 V_{P-P} \end{aligned}$ |  |  | $\begin{gathered} \hline-106 /-130 \\ -95 /-105 \\ -88 /-114 \\ -78 /-90 \end{gathered}$ |  | dBC dBc dBc dBC |
|  | Harmonic Distortion, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to Half Supply | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, V_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}, \mathrm{~V}_{0}=2 V_{P-P} \end{aligned}$ |  |  | $\begin{gathered} \hline-112 /-115 \\ -99 /-120 \\ -83 /-88 \\ -70 /-73 \end{gathered}$ |  | dBC dBC dBC dBC |
| $\Delta \mathrm{G}$ | Differential Gain (NTSC) | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{aligned} & 0.005 \\ & 0.002 \end{aligned}$ |  | \% |
| $\overline{\Delta \theta}$ | Differential Phase (NTSC) | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{aligned} & 0.007 \\ & 0.018 \end{aligned}$ |  | Deg Deg |

## ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}=\mathbf{3 V}, \mathbf{O V}\right)$ The $\bullet$ denotes the speciications which apply

 over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ | $\begin{aligned} & \hline-110 \\ & -300 \end{aligned}$ | 24 | $\begin{aligned} & 110 \\ & 300 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\Delta V_{0 S}$ | Input Offset Voltage Match (LTC6229) |  | $\bullet$ | $\begin{aligned} & \hline-140 \\ & -400 \end{aligned}$ | 18 | $\begin{aligned} & 140 \\ & 400 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {cVOS }}$ | Input Offset Voltage Drift |  | $\bullet$ |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{B}$ | Input Bias Current (Note 6) | Bias Cancellation Disabled | $\bullet$ | $\begin{aligned} & \hline-38 \\ & -44 \end{aligned}$ | -16 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-3.5 \\ & -4.3 \end{aligned}$ | 1.5 | $\begin{aligned} & 3.5 \\ & 4.1 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta \mathrm{I}_{\mathrm{B}}$ | Input Bias Current Match (LTC6229) | Bias Cancellation Disabled | $\bullet$ | $\begin{aligned} & \hline-2 \\ & -3 \end{aligned}$ | 0.3 | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-3 \\ & -4 \end{aligned}$ | 0.3 | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

## LTC6228/LTC6229

ELECTRICAL CHARACTERISTICS $\left(V_{\mathbf{S}}=3 V, \mathbf{O V}\right)$ The odenotes the spedificiaions wich hapily over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{S}=3 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHDN}}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| los | Input Offset Current | Bias Cancellation Disabled | $\bullet$ | $\begin{gathered} \hline-0.55 \\ -0.8 \end{gathered}$ | 0.1 | $\begin{gathered} \hline 0.55 \\ 0.8 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{gathered} -0.9 \\ -1 \end{gathered}$ | 0.15 | $\begin{gathered} 0.9 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta l_{0 S}$ | Input Offset Current Match (LTC6229) | Bias Cancellation Disabled | $\bullet$ | $\begin{gathered} \hline-1 \\ -1.4 \end{gathered}$ | 0.15 | $\begin{gathered} 1 \\ 1.4 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  |  | Bias Cancellation Enabled | $\bullet$ | $\begin{aligned} & \hline-1.3 \\ & -1.6 \end{aligned}$ | 0.25 | $\begin{aligned} & 1.3 \\ & 1.6 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{e_{n}}$ | Input Noise Voltage Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 0.88 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10 Hz |  |  | 0.94 |  | $\mu \mathrm{V}$ P-P |
| $\mathrm{i}_{n}$ | Input Current Noise Spectral Density | $f=1 \mathrm{MHz}$ Bias Cancellation Disabled <br> $\mathrm{f}=1 \mathrm{MHz}$ Bias Cancellation Enabled |  |  | $\begin{gathered} 3 \\ 6.3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  |  | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ |  | pF pF |
| RIN | Input Resistance | Differential Mode Common Mode |  |  | $\begin{gathered} 2.6 \\ 4 \end{gathered}$ |  | $\mathrm{k} \Omega$ $\mathrm{M} \Omega$ |
| AVOL | Large Signal Voltage Gain | $R_{L}=1 k \Omega$ to Half Supply, $\left(V_{\text {OUT }}=V_{C M} \pm 1 \mathrm{~V}\right)$ | $\bullet$ | $\begin{aligned} & 118 \\ & 113 \end{aligned}$ | 130 |  | dB dB |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \text { to Half Supply, } \\ & \left(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CM}} \pm 1 \mathrm{~V}\right) \end{aligned}$ |  |  | 120 |  | dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}^{-}$to $\mathrm{V}^{+}-1.2 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 95 \\ & 91 \end{aligned}$ | 110 |  | dB dB |
| $V_{\text {CMR }}$ | Input Common Mode Range |  | $\bullet$ | $\mathrm{V}^{-}-0.1$ |  | $\mathrm{V}^{+}-1.2$ | V |
| PSRR ${ }^{+}$ | Positive Power Supply Rejection Ratio | $\mathrm{V}^{-}=-1 \mathrm{~V}, \mathrm{~V}^{+}=1.8 \mathrm{~V}$ to 10.75 V | - | $\begin{gathered} 100 \\ 95 \end{gathered}$ | 110 |  | dB dB |
| $\overline{\text { PSRR }}{ }^{-}$ | Negative Power Supply Rejection Ratio | $\mathrm{V}^{+}=1.5 \mathrm{~V}, \mathrm{~V}^{-}=-1.3 \mathrm{~V}$ to -10.25 V | $\bullet$ | $\begin{gathered} \hline 101 \\ 99 \end{gathered}$ | 126 |  | dB dB |
|  | Supply Voltage Range ( $\mathrm{V}^{+}$- $\mathrm{V}^{-}$) (Note 5) |  | $\bullet$ | 2.8 |  | 11.75 | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Output Swing Low ( $\mathrm{V}_{\text {OUT }}-\mathrm{V}^{-}$) | No Load | $\bullet$ |  | 7 | $\begin{aligned} & 10 \\ & 18 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | - |  | 48 | $\begin{gathered} 74 \\ 100 \end{gathered}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=25 \mathrm{~mA}$ | $\bullet$ |  | 165 | $\begin{aligned} & 320 \\ & 430 \end{aligned}$ | mV |
| $\overline{\mathrm{V} \mathrm{OH}}$ | Output Swing High ( $\mathrm{V}_{C C}-\mathrm{V}^{+}$) | No Load | $\bullet$ |  | 27 | $\begin{aligned} & \hline 49 \\ & 59 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 106 | $\begin{aligned} & 166 \\ & 213 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SOURCE }}=25 \mathrm{~mA}$ | $\bullet$ |  | 290 | $\begin{aligned} & 520 \\ & 580 \end{aligned}$ | mV mV |
| $I_{S C}$ | Output Short-Circuit Current | Sourcing |  |  | -67 |  | mA |
|  |  | Sinking |  |  | 84 |  | mA |
| $I_{S}$ | Supply Current per Channel |  | $\bullet$ |  | 16.4 | $\begin{gathered} 17.6 \\ 19 \end{gathered}$ | mA mA |
| $\mathrm{I}_{\text {SD }}$ | Disable Supply Current per Channel, Amplifier Off | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ |  | 260 | $\begin{aligned} & 305 \\ & 350 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $(\mathbf{V} \mathbf{5}=\mathbf{3 V} \mathbf{0} \mathbf{O V})$ The denotes the specifications wich aply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{OV}, \mathrm{V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {SHON }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VL_SHDN | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Amplifier |  | $\bullet$ |  |  | $\mathrm{V}^{+}-2.65$ | V |
| $\mathrm{V}_{\mathrm{H}_{\text {S }} \text { SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage High, Enable Amplifier |  | $\bullet$ | $\mathrm{V}^{+}-1.6$ |  |  | V |
| VL_IBIAS | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Bias Cancellation |  | $\bullet$ |  |  | $\mathrm{V}^{+}-1$ | V |
| V ${ }_{\text {H_IBIAS }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Enable Bias Cancellation |  | $\bullet$ | $\mathrm{V}^{+}-0.35$ |  |  | V |
| L__SHDN | SHDN Pin Input Current, Disable Amplifier | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ | -10 | -2.5 | 10 | $\mu \mathrm{A}$ |
| $\underline{\text { H_SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Current, Enable Amplifier | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ | $\bullet$ | -10 | -0.3 | 10 | $\mu \mathrm{A}$ |
| IL_BIAS | SHDN Pin Input Current Low, Disable Bias Cancellation | $V_{\text {SHDN }}=\mathrm{V}^{+}-1 \mathrm{~V}$ | $\bullet$ | -10 | 0.265 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {H_IBIAS }}$ | SHDN Pin Input Current Low, Enable Bias Cancellation | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-0.35 \mathrm{~V}$ | $\bullet$ | -10 | 1 | 10 | $\mu \mathrm{A}$ |
| IOSD | Output Leakage Current in Shutdown | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-2.65 \mathrm{~V}$, OUT Shorted to $\mathrm{V}^{+}$or $\mathrm{V}^{-}$ |  |  | 100 |  | nA |
| BW | -3dB Closed Loop Bandwidth | $A_{V}=1, R_{L}=1 \mathrm{k} \Omega$ to Half Supply |  |  | 763 |  | MHz |
| GBW | Gain-Bandwidth Product | $f=5 \mathrm{MHz}, R_{L}=1 \mathrm{k} \Omega$ to Half Supply | $\bullet$ | $\begin{aligned} & 700 \\ & 560 \end{aligned}$ | 845 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ton | Turn-On Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ to $\mathrm{V}^{+}-1.6 \mathrm{~V}$ |  |  | 900 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.65 \mathrm{~V}$ |  |  | 500 |  | ns |
| $\mathrm{t}_{\text {_ }} \mathbf{0 . 1}$ | Settling Time to 0.1\% | $\begin{aligned} & A_{V}=1, V_{C M}=1 \mathrm{~V}, 1 \mathrm{~V} \text { Output Step, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | 31 |  | ns |
| SR | Slew Rate | $A_{V}=+4,2 \mathrm{~V}$ Output Step |  |  | 200 |  | V/ $/ \mathrm{s}$ |
| FPBW | Full Power Bandwidth | $\begin{aligned} & V_{\text {OUT }}=2 V_{P-P}, V_{C M}=1 V, A_{V}=-1, \\ & T H D<-40 d B C \end{aligned}$ |  |  | 22 |  | MHz |
| HD2/HD3 | Harmonic Distortion, $R_{L}=1 \mathrm{k} \Omega$ to $V_{C M}$, $V_{\text {OUT }}=1_{\text {VP-P, }} V_{\text {CM }}=1.25 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{gathered} -106 /-127 \\ -110 /-128 \\ -82 /-105 \\ -77 /-96 \end{gathered}$ |  | dBC dBC dBC dBC |
|  | Harmonic Distortion, $R_{L}=100 \Omega$ to $V_{C M}$, $V_{\text {OUT }}=1_{\text {VP.P. }}, V_{\text {CM }}=1.25 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{gathered} \hline-116 /-123 \\ -105 /-132 \\ -89 /-98 \\ -77 /-86 \end{gathered}$ |  | dBC dBC dBC dBc |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The inputs are protected by back-to-back diodes. If any of the input or shutdown pins goes 300 mV beyond either supply or the differential input voltage exceeds 0.7 V , the input current should be limited to less than 10 mA .
Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output current is high.

Note 4: The LTC6228I/LTC62291 is guaranteed functional and specified over the temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. The LTC6228H/LTC6229H is guaranteed functional and specified over the temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.
Note 5 : Supply range voltage is guaranteed by power supply rejection ratio test.
Note 6: The input bias current is the average of the currents through the non-inverting and inverting input pins.
Note 7: Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are with short traces connected to the leads with minimal metal area.
Note 8: Middle $2 / 3$ of the output waveform is observed. $R_{L}=1 \mathrm{k} \Omega$ at half supply.










Warm Up Drift vs Time


TYPICAL PGRFORMAOC CHARACTGRISTICS $\mathrm{v}_{\mathrm{s}}= \pm 5 \mathrm{~V}, \mathrm{v}_{\mathrm{cm}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Input Voltage Noise and Current Noise Spectral Densities vs Frequency


## Supply Current vs SHDN Pin Voltage



Input Bias Current vs Input Common Mode Voltage, Bias Cancellation Enabled



### 0.1 Hz to 10 Hz Voltage Noise



Supply Current vs Input Common Mode Voltage



TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{V}_{\mathrm{s}}= \pm 5 v, \mathrm{v}_{\mathrm{cm}}=0 V^{2}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.




Output Saturation Voltage vs Load Current (Output High)


6228 G20


Gain vs Frequency, $A_{V}=1$


Output Saturation Voltage vs Load Current (Output Low)


6228 G21


6228624

Gain vs Frequency, $A_{V}=2$






6228 G37


Distortion vs Frequency, $A_{V}=2$, 5V Supply
0.1\% Settling Time vs Output Step (Non-Inverting)


Distortion vs Frequency, $A_{V}=1$, 5V Supply ,



Distortion vs Frequency, $A_{V}=1$, 3V Supply


6228 G39




## TYPICAL PGRFORMANCE CHARACTGRISTICS $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cm}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.




Output Overdrive Recovery


## LTC6228/LTC6229

## PIn fUnCTIONS

FB (SOIC-8 Only): Feedback Pin. Internally connected to OUT.
+IN: Non-Inverting Input of Amplifier. Valid input range is from $\mathrm{V}^{-}$to $\mathrm{V}^{+}-1.2 \mathrm{~V}$
-IN: Inverting Input of Amplifier. Valid input range is from $\mathrm{V}^{-}$to $\mathrm{V}^{+}-1.2 \mathrm{~V}$

OUT: Output of the Amplifier. Swings rail to rail and can typically source/sink more than 90 mA of current.

SHDN: Shutdown Pin (Active Low). Referenced to $\mathrm{V}^{+}$. When taken 2.75 V below $\mathrm{V}^{+}$, the amplifier shuts down and enters low power mode, with the outputs in a high impedance state. When taken to within 350 mV of $\mathrm{V}^{+}$, bias current cancellation is enabled. When left floating, the amplifier is on but bias cancellation is not enabled.
$\mathrm{V}^{+}$: Positive Supply to Amplifier. Valid range is from 2.8 V to 11.75 V when $\mathrm{V}^{-}$is 0 V .
$\mathbf{V}^{-}$: Negative Supply to Amplifier. Typically OV. This can be made a negative voltage as long as $2.8 \mathrm{~V} \leq\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right) \leq 11.75 \mathrm{~V}$

## APPLICATIONS INFORMATION

## Circuit Description

The LTC6228/LTC6229 have an input signal range that extends from the negative power supply to 1.2 V below the positive power supply. Figure 1 depicts a simplified schematic of the amplifier. The input stage consists of PNP transistors Q1 and Q2. At the input stage, devices Q18 and Q19 act to cancel the bias current of the input pair when bias cancellation is enabled. Bootstrap transistor Q13 and R5 match the collector and emitter voltages of Q11 and Q12, thus enhancing gain by improving output impedance. By making the collector current of Q13 twice that of Q11 and Q12, the base currents of Q11 and Q12 do not contribute towards mismatch between the collector currents of Q9 and Q8. This improves DC accuracy. A pair of complementary common emitter stages, Q15 and Q14, enables the output to swing to either rail. The SHDN Interface block translates the SHDN signal into 2 signals, pwr_dn for powering down the device (by deactivating current sources I1-14) and putting the output in a high impedance state (by shorting the bases of Q15/Q14 to the
supplies via M2 and M1), and disable_bias, which disables the input bias cancellation circuit, by shorting the base of Q19 to $\mathrm{V}^{-}$through M3.

## Input Bias Current

The LTC6228 family has an input bias current of approximately $16 \mu \mathrm{~A}$. For the LTC6228 and the LTC6229DD10, the input bias current can be reduced to under $2.5 \mu \mathrm{~A}$ at room temperature when the $\overline{\mathrm{SHDN}}$ pin voltage is taken to within 350 mV of the positive power supply. This capability enables the input bias current cancellation circuitry, allowing the amplifiers to be used in DC applications involving source impedances.

When input bias current cancellation is enabled and the input common mode voltage is within approximately 500 mV of $\mathrm{V}^{-}$, the bias cancellation is no longer effective, because transistors Q18 and Q19 in Figure 1 enter saturation. The input bias current can then exceed $50 \mu \mathrm{~A}$ or higher, which is more than the input bias current


Figure 1. LTC6228 Simplified Schematic Diagram

## APPLICATIONS InFORMATION

without input bias cancellation. Additionally when input bias current cancellation is enabled, the current noise increases. The decision to use input bias cancellation should be made with the end application's specifications and conditions in mind.

If the $\overline{\text { SHDN }}$ pin is left floating, input bias cancellation is not enabled, which may be suitable for many applications.

## Output

The LTC6228 family has excellent output drive capability. The amplifiers can typically deliver more than 90 mA of output current at a total supply of 10 V , and can typically swing to within 320 mV of the supply with load currents as high as 25 mA . As the supply voltage to the amplifier decreases, the output current capability also decreases. Attention must be paid to keep the junction temperature of the IC below $150^{\circ} \mathrm{C}$ (refer to Power Dissipation section) when the output is in continuous short-circuit. The output of the amplifier has reverse-biased diodes connected to each supply. If the output is forced beyond either supply, extremely high currents will flow through those diodes, which may result in damage to the device.

## Input Protection

The LTC6228 has a pair of back to back diodes (D5 and D7) to prevent the emitter base breakdown of the input transistors and limit the differential input to $\pm 700 \mathrm{mV}$. Unlike many other high performance amplifiers, the bases of the input pair transistors Q1 and Q2 are not connected to the pins through internal resistors to limit input current, since doing so would cause the noise to increase. For instance, a $100 \Omega$ resistor in series with each input generates $1.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ of noise, and the total amplifier noise voltage would rise from $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ to $2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. If the input differential voltage exceeds $\pm 0.7 \mathrm{~V}$, current conducted though the protection diodes D5 and D7 should be limited to under 10 mA . This implies $25 \Omega$ of protection resistance per quarter volt ( 250 mV ) of overdrive beyond $\pm 0.7 \mathrm{~V}$. In addition, the input and shutdown pins
have reverse biased diodes connected to the supplies. The current in these diodes must be limited to under 10 mA . The amplifiers should not be used as comparators or in other open loop applications.

## ESD

The LTC6228 family has reverse biased ESD protection diodes on all inputs as shown in Figure 1. There is an additional clamp between the positive and negative supplies that further protects the device during ESD strikes.

Hot plugging of the device into a powered socket should be avoided since this can trigger the clamp resulting in larger currents flowing between the supply pins.

## Capacitive Loads

Because the LTC6228/LTC6229 is designed for high bandwidth applications, the output has not been designed to drive capacitive loads directly. Load capacitance at the output creates a non-dominant pole in the open loop frequency response, worsening the phase margin. When driving capacitive loads, a resistor of $10 \Omega$ to $100 \Omega$ should be connected between the amplifier output and the capacitive load to avoid ringing or oscillation. The feedback should be taken directly from the amplifier output. Higher voltage gain configurations tend to have better capacitive drive capability than lower gain configurations due to lower closed loop bandwidth. The graphs titled Series Output Resistor vs Capacitive Load demonstrate the transient response of the amplifier when driving capacitive loads with various series resistors.

## Feedback Components

When feedback resistors are used to set up gain, care must be taken to ensure that the non-dominant pole formed by the feedback resistors and the parasitic capacitance at the inverting input does not degrade stability. For example if the amplifier is set up in a gain of +2 configuration with gain and feedback resistors of 1 k , a parasitic capacitance of 7 pF (device + PC board) at the amplifier's

## APPLICATIONS IIFORMATION

inverting input will cause the part to oscillate, due to the pole formed at 45 MHz . Adding a capacitor of 7 pF across the feedback resistor as shown in Figure 2 will eliminate any ringing or oscillation. In general, if the resistive feedback network results in a pole whose frequency lies within the closed loop bandwidth of the amplifier, a capacitor can be added in parallel with the feedback resistor to introduce a zero whose frequency is close to the frequency of the pole, improving stability.


Figure 2. 7pF Feedback Cancels Parasitic Pole

For high speed designs, minimizing parasitic inductance is important. The use of capacitors where the electrodes are terminated on the long side instead of the short side (for example the use of 0306 instead of 0603 components) can help in this regard.

## Shutdown

The LTC6228/LTC6229 have shutdown pins ( $\overline{\mathrm{SHDN}}$ ), which disable the amplifiers and reduce the quiescent current per channel to approximately $500 \mu \mathrm{~A}$. The SHDN pin needs to be driven at least 2.75 V below $\mathrm{V}^{+}$to disable amplifier operation. For total supply voltages of 5 V and or less, the amplifier can be disabled at a pin voltage of $\mathrm{V}^{+}-$ 2.65V. During shutdown, the output transistors Q15 and Q14 in Figure 1 are placed into a high impedance state. If $\overline{\text { SHDN }}$ is left floating, the pin is internally biased to 1.2 V below the positive supply, and the amplifier remains on.

## Power Dissipation

Care must be taken to ensure that the junction temperature of the die does not exceed $150^{\circ} \mathrm{C}$.

The junction temperature, $T_{J}$, is calculated from the ambient temperature, $\mathrm{T}_{\mathrm{A}}$, power dissipation, $\mathrm{P}_{\mathrm{D}}$, and thermal resistance, $\theta_{\mathrm{JA}}$ :

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}\right) .
$$

The power dissipation in the IC is a function of the supply voltage, output voltage and load resistance. For a given supply voltage with output load connected to mid supply, the worst-case power dissipation $\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}$ occurs when the supply current is maximum and the output voltage at half of either supply voltage for a given load resistance. $\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}$ is approximately (since $\mathrm{I}_{\mathrm{S}}$ actually changes with output load current) given by:

$$
P_{D(\operatorname{MAX})}=\left(2 \cdot V_{S} \bullet I_{S(M A X)}\right)+\left(V_{S} / 2\right)^{2} / R_{L}
$$

Example: For an LTC6228 in a 6-lead DC package operating on $\pm 5 \mathrm{~V}$ supplies and driving a $500 \Omega$ load to ground, the worst-case power dissipation is approximately given by $P_{D(\text { MAX })} / A m p=(10 \cdot 19 \mathrm{~mA})+(5)^{2} / 500=240 \mathrm{~mW}$.
At the Absolute Maximum ambient operating temperature, the junction temperature under these conditions will be:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}\right)=125+0.24 \bullet 80=144.2^{\circ} \mathrm{C}
$$

which is slightly less than the absolute maximum junction temperature for the LTC6228/LTC6229.

Refer to the Pin Configuration section for thermal resistances of various packages

## Board Layout and Bypass Capacitors

High speed and RF board layout techniques should be used due to the very high speeds of the signals involved. For the LTC6228 SOIC-8 package option, the feedback should be taken from the FB pin rather than from the output pin, to reduce signal trace length.

## LTC6228/LTC6229

## APPLICATIONS InFORMATION

Stray capacitances at the -IN and +IN pins should be made as low as possible to reduce stability degradation. For example, ground or supply planes on a PCB should not encompass the areas just beneath the input pins.

For single supply applications, it is recommended that high quality $0.1 \mu \mathrm{~F}|\mid 1000 \mathrm{pF}$ ceramic bypass capacitors be placed directly between each $\mathrm{V}^{+}$pin and its closest $\mathrm{V}^{-}$pin with short connections. The $\mathrm{V}^{-}$pins (including the Exposed Pad) should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power supplies, it is recommended that additional high quality $0.1 \mu \mathrm{~F}|\mid 1000 \mathrm{pF}$ ceramic capacitors be used to bypass $\mathrm{V}^{+}$pins to ground and $\mathrm{V}^{-}$pins to ground, again with minimal routing.

## Noise Considerations

The ultralow input referred voltage noise of $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ is equivalent to that of a $47 \Omega$ resistor at room temperature. As with all BJT input amplifiers, lowering input referred voltage noise is achieved by increasing the collector current of the input differential pair, which increases the input referred current noise.


Figure 3.
Figure 3 shows the LTC6228 in a typical gain configuration.
As can be seen, the input referred noise spectral density of the gain stage ( $\mathrm{e}_{\mathrm{T}}$ ) can be calculated by the following equations:

Where

$$
R_{E Q}=R_{S 1}+R_{G} \| R_{F}
$$

Op amp input referred noise dominates the input referred noise of the gain stage when

$$
\mathrm{R}_{\mathrm{EQ}} \ll \mathrm{e}_{n}^{2} / 4 \mathrm{KT}
$$

Resistor noise dominates the input referred noise of the gain stage when

$$
R_{E Q} \gg \mathrm{e}_{n}{ }^{2} / 4 \mathrm{KT} \text { and } R_{E Q} \ll 4 \mathrm{KT} / \mathrm{i}_{n}^{2}
$$

Op amp input referred current noise dominates the input referred noise when

$$
R_{E Q} \gg 4 \mathrm{kT} / \mathrm{i}^{2}
$$

To summarize, initially $e_{n}$ dominates for low resistance values. As the resistance increased, resistor noise starts to dominate, then on further increase current noise dominates.

With an input referred voltage noise spectral density of $0.88 \mathrm{nV} / \mathrm{Hz}$ and an input referred current noise of $3 \mathrm{pA} / \mathrm{Hz}$ (bias cancellation disabled), it is easy to see that the gain stage's input referred noise is dominated by op amp voltage noise when $R_{E Q} \ll 47 \Omega$ and by resistor noise when

## $55 \Omega \ll R_{E Q} \ll 1.8 \mathrm{k} \Omega$.

Above an $R_{E Q}$ of $1.8 \mathrm{k} \Omega$, input referred current noise dominates.

## Distortion/Noise Trade-Off

As evident from the previous section, gain stage noise can be reduced by reducing $R_{E Q}$. However, reducing $R_{E Q}$, by reducing $R_{F}$ and $R_{G}$, has its disadvantages. In addition to increasing power dissipation in the presence of large output signals, the use of smaller resistors for a given gain results in increased distortion, because the internal nonlinearities of the op amp worsen with increasing load current. In addition, smaller resistors decrease op amp gain and hence can affect bandwidth. The disadvantage, however of making the resistors too large is that parasitic capacitance can start to affect the gain at high frequencies. Hence when designing a system using the LTC6228, it is recommended that the resistor values be limited only by the system noise requirements, with the caveat that the effect of the impedances parasitic capacitances shouldn't affect the gain below the intended bandwidth. For example, for a feedback resistor of $5 k$, a parasitic capacitor of 400fF will impact gain at frequencies above 79MHz.

## TYPICAL APPLICATIONS

## 18-Bit High Speed ADC Driver

The ultralow noise and distortion performance of the LTC6228 makes it an excellent candidate for driving high speed high resolution ADCs with fast, large amplitude signals. Figure 4 shows a pair of LTC6228s driven by a differential input, driving an LTC2387-18, a 15Msps, 18-bit ADC. Figure 5 shows an FFT obtained with a -1 dBFS , 1 MHz input signal. The obtained SNR is 93.4 dB , better than the LTC2387-18's guaranteed SNR of 93dB, and close to its typical value of 95.7 dB . Spurious free dynamic range is an excellent 95dB, close to the LTC2387-18's guaranteed SFDR of 97dB.

## High Speed Low Voltage Low Noise Instrumentation Amplifier

Figure 6 shows a three op amp instrumentation amplifier with a gain of $41 \mathrm{~V} / \mathrm{V}$ which can operate on a wide range
of supply voltage. An RC snubber is used at the common terminal of the $30 \Omega$ gain setting resistors to reduce the effects of any board induced layout coupling from the output of one amplifier to the negative input of the other. Figure 7 shows the measured frequency response of the instrumentation amplifier for a load of $1 \mathrm{k} \Omega$. Figure 8 shows the measured CMRR of the instrumentation amplifier, and Figure 9 shows the transient response for a 50 mV P-p input square wave applied to the positive input, with the negative input grounded. The total supply voltage was 3.3V. The extremely low offset voltage and low $1 / \mathrm{f}$ noise at the LTC6229 inputs allow for wide band instrumentation amplifier operation, down to DC. Note, the bias currents of the LTC6229 are higher than might appear in a traditional low speed instrumentation amplifier. High speed instrumentation such as in Figure 6 assume a correspondingly low enough impedance excitation.


Figure 4. High Speed Driver for 18-Bit ADC


Figure 5. Measured Performance of LTC6228 Based Driver Driving the LTC2387-18

## LTC6228/LTC6229

## TYPICAL APPLICATIONS



Figure 6. High Speed Low Voltage Low Noise Instrumentation Amplifier


Figure 7. Instrumentation Amplifier Frequency Response


Figure 8. Instrumentation Amplifier CMRR


Figure 9. Transient Response

## TYPICAL APPLICATIONS

## Wideband Differential to Single-Ended Converter

The combination of high slew rate and bandwidth enables the LTC6228 to be used as a translator for large signals at high frequencies.
Figure 10 shows the implementation of a wide band, differential to single-ended converter with a gain of -6 dB
using just one LTC6228. Figure 11 shows the frequency response of the circuit for a differential input of $2 \mathrm{~V}_{P-p}$. The bandwidth obtained was 50 MHz . The common mode gain of the driver is shown in Figure 12, and is limited by the matching between the resistors in the circuit. Figure 13 shows the response of the driver to a $1 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ differential square wave signal.


Figure 10. Wideband Differential to Single-Ended Converter


Figure 11. Frequency Response of Differential to Single-Ended Converter


Figure 12. Common Mode Gain vs Frequency


Figure 13. Pulse Response of the Differential to Single-Ended Converter

## LTC6228/LTC6229

PACKAGE DESCRIPTION

## S8 Package

8-Lead Plastic Small Outline (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1610 Rev G)


DC6 Package
6-Lead Plastic DFN ( $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1703 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WCCD-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

TOP AND BOTTOM OF PACKAGE

## LTC6228/LTC6229

PACKAGE DESCRIPTION

## S6 Package

6-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1636)


NOTE:
(NOTE 3)

2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254 mm
6. JEDEC PACKAGE REFERENCE IS MO-193

PACKAGE DESCRIPTION

## DD Package

10-Lead Plastic DFN (3mm $\times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



BOTTOM VIEW—EXPOSED PAD

NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## LTC6228/LTC6229

PACKAGE DESCRIPTION

MS8E Package
8-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1662 Rev K)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | ---: |
| A | $09 / 19$ | Added LTC6229 to data sheet. | All |
| B | $03 / 20$ | Corrected wording and values on various pages. | $1,9,17,20,30$ |

## LTC6228/LTC6229

## TYPICAL APPLICATION

High Speed High Dynamic Range Photodiode Amplifier


INTEGRATED NOISE $=661 \mu V_{\text {RMS }}$
OVER 4.6MHz
6228 tA02a


Photodiode Amplifier Transient Response


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| Operational Amplifiers |  |  |
| $\begin{aligned} & \text { LTC6252/LTC6253/ } \\ & \text { LTC6254 } \end{aligned}$ | Single/Dual/Quad High Speed Rail-to-Rail Input and Output Op Amps | $720 \mathrm{MHz}, 3.5 \mathrm{~mA}, 2.75 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 280 \mathrm{~V} / \mu \mathrm{s}, 0.35 \mathrm{mV}$, Unity Gain Stable |
| $\begin{aligned} & \text { LTC6268-10/ } \\ & \text { LTC6269-10 } \end{aligned}$ | Single/Dual High Speed FET Input Op Amp | $4 \mathrm{GHz}, 4 \mathrm{nV} / \sqrt{\mathrm{Hz}}, \pm 3 \mathrm{f}_{\mathrm{A}}$ Input Bias Current |
| ADA4897-1 | 1nV/ $\sqrt{\text { Hz, Low Power Rail-to-Rail Output }}$ | 230MHz, 120V/us |
| LT1806/LT1807 | Single/Dual Low Noise Rail-to-Rail Input and Output Op Amps | $325 \mathrm{MHz}, 13 \mathrm{~mA}, 3.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 140 \mathrm{~V} / \mu \mathrm{s}, 550 \mu \mathrm{~V}$, 85mA Output Drive |
| $\begin{aligned} & \text { LTC6246/LTC6247/ } \\ & \text { LTC6248 } \end{aligned}$ | Single/Dual/Quad High Speed Rail-to-Rail Input and Output Op Amps | $180 \mathrm{MHz}, 1 \mathrm{~mA}, 4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 90 \mathrm{~V} / \mu \mathrm{s}, 0.5 \mathrm{mV}$ |
| $\begin{aligned} & \text { LT6238/LT6237/ } \\ & \text { LT6232 } \end{aligned}$ | Single/Dual/Quad Low Noise Rail-to-Rail Output Op Amps | $215 \mathrm{MHz}, 3.5 \mathrm{~mA}, 1.1 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 70 \mathrm{~V} / \mu \mathrm{s}, 350 \mu \mathrm{~V}$ |
| LT6200/LT6201 | Single/Dual Ultralow Noise Rail-to-Rail Input/Output Op Amps | 165MHz, $20 \mathrm{~mA}, 0.95 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 44 \mathrm{~V} / \mathrm{\mu s}, 1 \mathrm{mV}$ |
| AD8099 | Ultralow Distortion Low Noise High Speed Op Amp | $0.95 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 3.8 \mathrm{GHz}$ GBW |
| LT1468 | 16-Bit Accurate Precision High Speed Op Amp | $90 \mathrm{MHz}, 3.9 \mathrm{~mA}, 5 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 22 \mathrm{~V} / \mu \mathrm{s}, 175 \mu \mathrm{~V}$, -96.5 dB THD at $10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 100 \mathrm{kHz}}$ |
| ADA4899-1 | Unity Gain Stable Ultra Low Distortion 1nV/ $\sqrt{\mathrm{Hz}}$ | $600 \mathrm{MHz}, 310 \mathrm{~V} / \mathrm{ss}, 4.5 \mathrm{~V}$ to 10 V Operation |
| LT1028/LT1128 | Ultralow Noise, Precision High Speed Op Amps | $75 \mathrm{MHz}, 9.5 \mathrm{~mA}, 0.85 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 11 \mathrm{~V} / \mu \mathrm{s}, 40 \mu \mathrm{~V}$ |
| ADCs |  |  |
| LTC2387-18 | 18-Bit, 15Msps SAR-ADC | 95.7dB SNR |
| LTC2393-16 | 1Msps 16-Bit SAR-ADC | 94 dB DNR |
| LTC2378-20 | 20-bit,1 Msps Low Power SAR-ADC | $104 \mathrm{~dB} \mathrm{SNR} /-105 \mathrm{~dB}$ THD at 100kHz |
| AD7625 | 16-Bit 6Msps PulSAR ${ }^{\text {® }}$ ADC | 93dB SNR |
| AD4020 | 20-Bit, 1.8Msps Precision SAR-ADC | 99dB SNR/-100db THD at 100kHz |
| Rev. ${ }^{\text {a }}$ |  |  |
| $30$ | ANALO DEVICE | www.analog.com © ANALOG DEVICES, INC. 2019-2020 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Amplifier IC Development Tools category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
EVAL-ADCMP566BCPZ EVAL-ADCMP606BKSZ AD8013AR-14-EBZ AD8033AKS-EBZ AD8044AR-EBZ AD8225-EVALZ ADA4859-3ACP-EBZ ADA4862-3YR-EBZ DEM-OPA-SO-2B AD744JR-EBZ AD8023AR-EBZ AD8030ARJ-EBZ AD8040ARU-EBZ AD8073JR-EBZ AD813AR-14-EBZ AD848JR-EBZ ADA4858-3ACP-EBZ ADA4922-1ACP-EBZ 551600075-001/NOPB DEM-OPA-SO2E THS7374EVM EVAL-ADCMP553BRMZ EVAL-ADCMP608BKSZ MIOP 42109 EVAL-ADCMP609BRMZ MAX9928EVKIT+ MAX9636EVKIT+ MAX9611EVKIT MAX9937EVKIT+ MAX9934TEVKIT+ MAX44290EVKIT\# MAX2644EVKIT MAX4073EVKIT+ DEM-OPA-SO-2C MAX2643EVKIT ISL28158EVAL1Z MAX40003EVKIT\# MAX2473EVKIT MAX2472EVKIT MAX4223EVKIT MAX9700BEVKIT MADL-011014-001SMB DC1685A DEM-OPA-SO-2D MAX2670EVKIT\# DEM-OPA-SO-1E AD8137YCP-EBZ EVAL-ADA4523-1ARMZ MAX44242EVKIT\# EVAL-LT5401_32FDAZ

