




## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY

#### Typical Applications

The HMC747LC3C is ideal for:

- RF ATE Applications
- Broadband Test & Measurement
- Serial Data Transmission up to 14 Gbps
- Digital Logic Systems up to 14 GHz

#### **Functional Diagram**



#### **Features**

Supports High Data Rates: up to 14 Gbps Differential & Single-Ended Operation Fast Rise and Fall Times: 22 / 20 ps Low Power Consumption: 264 mW typ.

Programmable Differential

Output Voltage Swing: 700 - 1300 mV

Propagation Delay: 105 ps Single Supply: +3.3 V

16 Lead Ceramic 3x3 mm SMT Package: 9 mm²

#### **General Description**

The HMC747LC3C is a D-Type Flip-Flop designed to support data transmission rates of up to 14 Gbps, and clock frequencies as high as 14 GHz. During normal operation, data is transferred to the outputs on the positive edge of the clock. Reversing the clock inputs allows for negative-edge triggered applications.

All differential inputs to the HMC747LC3C are CML and terminated on-chip with 50 ohms to the positive supply, Vcc, and may be AC or DC coupled. The differential CML outputs are source terminated to 50 ohms and may also be AC or DC coupled. Outputs can be connected directly to a 50 ohm Vcc-terminated system, while DC blocking capacitors may be used if the terminating system is 50 ohms to ground. The HMC747LC3C also features an output level control pin, VR, which allows for loss compensation or signal-level optimazation. the HMC747LC3C operates from a single 3.3 V supply and is available in ROHS-compliant 3x3 mm SMT package.

### Electrical Specifications, $T_A = +25$ °C, VCC = 3.3 V, VR = 3.3 V

| Parameter                | Conditions                 | Min.      | Тур. | Max       | Units |
|--------------------------|----------------------------|-----------|------|-----------|-------|
| Power Supply Voltage     |                            | 3.0       | 3.3  | 3.6       | V     |
| Power Supply Current     |                            |           | 80   |           | mA    |
| Maximum Data Rate        |                            |           | 14   |           | Gbps  |
| Maximum Clock Rate       |                            |           | 14   |           | GHz   |
| Input Voltage Range      |                            | Vcc - 1.5 |      | Vcc + 0.5 | V     |
| Input Differential Range |                            | 0.1       |      | 2         | Vp-p  |
| Input Return Loss        | Frequency <14 GHz          |           | 10   |           | dB    |
| Output Amplitude         | Single-Ended, peak-to-peak |           | 550  |           | mVp-p |
|                          | Differential, peak-to-peak |           | 1100 |           | mVp-p |
| Output High Voltage      |                            |           | 3.29 |           | V     |






## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY

### **Electrical Specifications** (continued)


| Parameter                           | Conditions                         | Min. | Тур.    | Max | Units   |
|-------------------------------------|------------------------------------|------|---------|-----|---------|
| Output Low Voltage                  |                                    |      | 2.74    |     | V       |
| Output Rise / Fall Time             | Differential, 20% - 80%            |      | 22 / 20 |     | ps      |
| Output Return Loss                  | Frequency <13 GHz                  |      | 10      |     | dB      |
| Random Jitter Jr                    | rms                                |      |         | 0.2 | ps rms  |
| Deterministic Jitter, Jd            | peak-to-peak, 215-1 PRBS input [1] |      | 2       |     | ps, p-p |
| Propagation Delay Clock to Data, td |                                    |      | 105     |     | ps      |
| Clock Phase Margin                  | 13 GHz                             |      | 320     |     | deg     |
| Set Up & Hold Time, t <sub>SH</sub> |                                    |      | 6       |     | ps      |
| VR Pin Current                      | VR = 3.3 V                         |      | 2       |     | mA      |
| VR Pin Current                      | VR = 3.7 V                         |      |         | 3.5 | mA      |

<sup>[1]</sup> Deterministic jitter calculated by simultaneously measuring the jitter of a 300 mV, 13 GHz, 2<sup>15</sup>-1 PRBS input, and a single-ended output


#### DC Current vs. Supply Voltage [1][2]




## Output Differential Voltage vs. Supply Voltage [1][2]



#### Rise / Fall Time vs. Supply Voltage [1][2]



#### Output Differential Voltage vs. VR [1][2]




Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.






## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY


#### Rise / Fall Time vs. VR [1][2]



#### Input Return Loss vs. Frequency



#### **Output Return Loss vs. Frequency**



[1] Vcc = 3.3 V


[2] Frequency = 13 GHz





## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY


#### Eye Diagram



#### [1] Test Conditions:

Pattern generated with an Agilent N4903A Serial BERT.
Eye Diagram presented on a Tektronix CSA 8000.
Device input = 13 Gbps PN code.
Both output channels shown.
Device is AC coupled to scope.

#### **Timing Diagram**



#### **Truth Table**

| Input   |  | Outputs |
|---|--|---------|
| D   | С  | Q       |
| L   | L -> H   | L       |
| Н   | L -> H   | Н       |
| Notes:<br>D = DP - DN<br>C = CP - CN<br>Q = QP - QN | H - Positive voltage level<br>L - Negative voltage level |         |






# 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY


### **Absolute Maximum Ratings**

| Power Supply Voltage (Vcc)  | Vcc -0.5 V to 3.75 V       |  |
|---|----------------------------|--|
| Input Signals   | Vcc - 2.0 V to Vcc + 0.5 V |  |
| Output Signals  | Vcc - 1.5 V to Vcc + 0.5 V |  |
| Continuous Pdiss (T = 85 °C)<br>(derate 17 mW/°C above 85 °C)                   | 0.68 W                     |  |
| Thermal Resistance (R <sub>th j-p</sub> ) worst case junction to package paddle | 59 °C/W                    |  |
| Maximum Junction Temperature  | 125 °C                     |  |
| Storage Temperature   | -65 °C to +150 °C          |  |
| Operating Temperature   | -40 °C to +85 °C           |  |
| ESD Sensitivity (HBM)   | Class 1C                   |  |



### **Outline Drawing**





#### **BOTTOM VIEW** PIN 16 0.36 .013 [0.32] **REF** PIN 1 $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ **EXPOSED** -.083 [2.10] **GROUND** .059 [1.50] **PADDLE** SQUARE

#### NOTES:

- 1. PACKAGE BODY MATERIAL: ALUMINA
- 2. LEAD AND GROUND PADDLE PLATING:
- 30-80 MICROINCHES GOLD OVER 50 MICROINCHES MINIMUM NICKEL.
- 3. DIMENSIONS ARE IN INCHES [MILLIMETERS].
- 4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05 mm DATUM -C-
- ${\bf 6.}$  ALL GROUND LEADS MUST BE SOLDERED TO PCB RF GROUND.
- 7. PADDLE MUST BE SOLDERED TO GND.

### Package Information

| Part Number | Package Body Material | Lead Finish      | MSL Rating | Package Marking [2] |
|-------------|-----------------------|------------------|------------|---------------------|
| HMC747LC3C  | Alumina, White        | Gold over Nickel | MSL3 [1]   | H747<br>XXXX        |

<sup>[1]</sup> Max peak reflow temperature of 260 °C

<sup>[2] 4-</sup>Digit lot number XXXX





## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY

### **Pin Descriptions**


| Pin Number          | Function         | Description   | Interface Schematic                        |
|---------------------|------------------|---|--|
| 1, 4, 5, 8, 9, 12   | GND              | Signal Grounds  | ⊖ GND<br>=                                 |
| 2, 3<br>6, 7        | DN, DP<br>CP, CN | Differential Data Inputs: Current Mode Logic (CML) referenced to positive supply.                                     | GND O- |
| 10, 11              | QN, QP           | Differential Data Outputs: Current Mode Logic (CML) referenced to positive supply.s                                   | QP O QN                                    |
| 13, 16              | Vcc              | Positive Supply   |  |
| 14,<br>Package Base | GND              | Supply Ground   | GND<br>=                                   |
| 15                  | VR               | Output level control. Output level may be adjusted by applying a voltage to VR per "Output Differential vs. VR" plot. | VR 0                                       |





## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY

#### **Evaluation PCB**



### List of Materials for Evaluation PCB EVAL01-HMC747LC3C [1]

| Item    | Description                                      |  |
|---------|--|--|
| J1 - J6 | PCB Mount SMA RF Connectors                      |  |
| J7 - J9 | DC Pin   |  |
| JP1     | Shorting Jumper                                  |  |
| C1, C2  | 4.7 μF Capacitor, Tantalum                       |  |
| C3 - C5 | 100 pF Capacitor, 0402 Pkg.                      |  |
| R2      | 10 Ohm Resistor, 0603 Pkg.                       |  |
| U1      | HMC747LC3C<br>High Speed Logic, D-Type Flip-Flop |  |
| PCB [2] | 122515 Evaluation Board                          |  |

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Arlon 25FR or Rogers 4350


The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package gro-und leads should be connected directly to the ground plane similar to that shown. The exposed package base should be connected to GND. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request. Install jumper on JP1 to short VR to Vcc for normal operation.





## 14 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY

### **Application Circuit**



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

NLV14027BDG NLX1G74MUTCG 703557B 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA

M38510/07106BFA NTE4598B 74LVC74APW-Q100J 74LCX16374MTDX 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM

MM74HC74AMX 74LVX74MTCX CD40174BF3A HMC723LC3CTR 5962-8681501RA MM74HCT273WM SN74LVC74APW

SN74LVC74AD SN74HC273DWR MC74HC11ADG M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER

74VHC9273FT(BJ) 74VHCV374FT(BJ) 74VHCV574FT(BJ) SNJ54ALS574BJ SN74LVC74ADR SN74HC574PWR SN74HC374AN

SN74AS574DWR SN74ALS175NSR SN74HC175D SN74AC74D 74AHC1G79GV.125 74AHC74D.112 74HC112D.652 74HC574D.652

74HCT173D.652 74HCT374D.652 74AHC574D.118 74HC107D.652 74HCT273D.652 HEF4013BT.653 MC74HCT273ADTR2G