

v01.0112

# HMC767LP6CE

## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz

#### Features

- RF Bandwidth: 8.45 GHz to 9.55 GHz
- Fractional or Integer Modes
- Ultra Low Phase Noise
  9.0 GHz; 50 MHz Ref.
  -107 / -102 dBc/Hz @ 10 kHz (Int / frac)
  -138 dBc/Hz @ 1 MHz (Open Loop)
- Figure of Merit (FOM)
  -230 / -227 dBc/Hz (int / Frac)

## **Typical Applications**


• VSAT Radio

PLL WITH INTEGRATED VCO - SMT

- Microwave Point-To-Point Radios
- Test Equipment & Industrial Control

#### Functional Diagram

- 24-bit Step Size, Resolution 3 Hz typ
- 350 MHz, 14-bit reference path input
- Frequency And Phase Modulation
- Integrated Frequency Sweeper
- Triggered Frequency Hopping
- External Triggering
- 40 Lead 6 x 6 mm SMT Package: 36 mm<sup>2</sup>
- Military End-Use
- Phased Array Applications
- FMCW Radar Systems



#### [1] Please refer to the pin description table for details

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v01.0112



## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz

#### **General Description**

The HMC767LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) Frequency Synthesizer with an integrated Voltage Controlled Oscillator (VCO). The input reference frequency range is DC to 350 MHz while the advanced delta-sigma modulator design in the fractional synthesizer allows both ultra-fine step sizes and very low spurious products. The highly integrated structure provides excellent phase noise performance over temperature, shock and process. In addition, the HMC767LP6CE offers frequency sweep and modulation features, external triggering, double-buffering, exact frequency control, phase modulation and more. The HMC767LP6CE is packaged in a leadless QFN 6 x 6 mm surface mount package.

For theory of operation and register map refer to the "PLLs w/ Integrated VCO - Microwave VCOs" Operating Guide. To view the <u>Operating Guide</u>, please visit www.hittite.com and choose HMC767LP6CE from the "Search by Part Number" pull down menu.

| Parameter   | Condition   | Min. | Тур.        | Max.    | Units   |
|---|---|------|-------------|---------|---------|
| RF Output Characteristics   |   |      |             |         |         |
| VCO Output Frequency Range  |   | 8.45 | 9.0         | 9.55    | GHz     |
| VCO Output Power <sup>[1]</sup>   |   |      | 12          |         | dBm     |
| VCO Tuning Voltage  |   | 2    |             | 13      | V       |
| VCO Tuning Sensitivity  | V <sub>TUNE</sub> = 6V                            |      | 150         |         | MHz/V   |
| Frequency Pulling   | into a 2:1 VSWR                                   |      | 6           |         | MHz pp  |
| Frequency Pushing   | V <sub>TUNE</sub> = 5V                            |      | 20          |         | MHz/V   |
| Frequency Drift Rate  |   |      | 0.8         |         | MHz/ °C |
| Sub Harmonic (1/2)  |   |      | 40          |         | dBc     |
| Harmonic (2 <sup>nd</sup> )   |   |      | 15          |         | dBc     |
| Harmonic (3 <sup>rd</sup> )   |   |      | 40          |         | dBc     |
| VCO SSB Phase Noise @ 100 kHz Offset (Open Loop)                              | V <sub>TUNE</sub> = +5V<br>Fvco = 9.0 GHz         |      | -115        |         | dBc/Hz  |
| Synthesizer In-Band SSB Phase Noise<br>@ 10 kHz Offset (Integer / Fractional) | Fref = 50 MHz Fvco = 9.0 GHz<br>Loop BW = 100 kHz |      | -107/-102   |         | dBc/Hz  |
| Synthesizer Noise Floor, Figure Of Merit<br>(Integer / Fractional)            |   |      | -230 / -227 |         | dBc/Hz  |
| Synthesizer Fractional Spurs <sup>[2]</sup>                                   |   |      | -65         | -38     | dBc     |
| Synthesizer Frequency Settling Time<br>(100 MHz Step)                         | 9.0 GHz to 9.1 GHz<br>Loop BW = 100 kHz, 10°      |      | 433         |         | μs      |
| RF/2 Divider Range  |   |      |             | ·       |         |
| > 4GHz Integer Mode   | 16 bit, even values only                          | 32   |             | 131,070 |         |
| < 4GHz Integer Mode   | 16 bit, all values                                | 16   |             | 65,535  |         |
| > 4GHz Fractional Mode  | 16 bit  | 40   |             | 131,065 |         |
| < 4GHz Fractional Mode  | 16 bit  | 20   |             | 65,531  |         |

#### Electrical Specifications, $T_A = +25^{\circ}$ C; VCCVCO, VDDLS, VPPCPA = +5V; RVDD, AVDD, VCCPS, VCCHF, VDDPD, DVDD, VDDIO = + 3.3V

[1] See power output vs. tuning voltage graph for power slope.

[2] Actual spur level is dependent on loop parameters and will increase at division ratios closest to integer boundaries.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v01.0112

# ROHS

### FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz

#### Electrical Specifications (Continued)

| Parameter  | Condition  | Min. | Тур.                                 | Max.   | Units  |
|--|--|------|--------------------------------------|--------|--------|
| REF Input Characteristics                                  |  |      |                                      |        | 1      |
| Frequency Range (3.3V)                                     |  | DC   | 50                                   | 350    | MHz    |
| Power From 50Ω Source                                      | With off chip 100Ω<br>termination                      |      | 6                                    |        | dBm    |
| Return Loss  |  | -16  |                                      | -8     | dBm    |
| Ref Divider Range (14-Bit)                                 |  | 1    |                                      | 16,383 |        |
| Phase Detector Rate  |  |      |                                      |        |        |
| Integer Mode   |  | DC   | 50                                   | 115    | MHz    |
| Fractional Mode A  |  | DC   | 50                                   | 80     | MHz    |
| Fractional Mode B  |  | DC   | 50                                   | 100    | MHz    |
| Charge Pump  |  |      |                                      |        |        |
| CP Output Current  | 20µA steps<br>CP_gain = CP_current ÷ 2∏<br>(amps/rad)  | 0.02 |                                      | 2.5    | mA     |
| СР НіК   | see "Charge Pump Gain"<br>section of "Operation Guide" |      | 3.5                                  | 6      | mA     |
| Logic Inputs   |  |      |                                      |        |        |
| Switching Threshold (Vsw)                                  | VIH/VIL within 50mV of Vsw                             | 38   | 47                                   | 54     | %VDDIO |
| Logic Outputs  |  |      |                                      |        |        |
| VOH Output High Voltage                                    |  |      | VDDIO                                |        | V      |
| VOL Output Low Voltage                                     |  |      | 0                                    |        | V      |
| Output Impedance: Pull Up                                  | VDDIO = 3.3V   | 115  | 150                                  | 180    | Ω      |
| Output Impedance: Pull Dn                                  | VDDIO = 3.3V   | 130  | 135                                  | 210    | Ω      |
| DC Load  |  |      |                                      | 1.5    | mA     |
| Digital Output Driver Delay<br>SCK to Digital Output Delay | 1.7 ns with a 3 pF load                                |      | 0.5ns + 0.2ns/pF<br>8.2ns + 0.2ns/pF |        | ns     |
| Power Supply Voltages                                      |  |      |                                      |        |        |
| VCCVCO - VCO Supply  |  | 4.75 | 5.0                                  | 5.25   | V      |
| RVDD, AVDD, VCCPS, VCCHF,<br>VDDPD - Analog Supply         | all must be equal                                      | 2.7  | 3.3                                  | 3.5    | v      |
| DVDD, VDDIO - Digital Supply                               | both must be equal                                     | 2.7  | 3.3                                  | 3.5    | V      |
| VDDLS, VPPCPA - Charge pump                                | both must be equal                                     | 4.7  | 5.0                                  | 5.2    | V      |
| Power Supply Currents                                      |  |      | · · ·                                |        |        |
| 5.0V - VCO Current Consumption                             |  | 230  | 250                                  | 270    | mA     |
| 3.3V - PLL Current Consumption                             | all modes  | 34   | 54                                   | 95     | mA     |
| 5.0V - Charge Pump Current Consumption                     | all modes  | 3    | 7                                    | 16     | mA     |
| Power Down Current   | except VCO   |      |                                      | 100    | μA     |
| Bias Reference Voltage (Pin 20)                            | Measured with 10 G $\Omega$ meter                      | 1.88 | 1.92                                 | 1.96   | V      |


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v01.0112




SSB Phase Noise vs. Frequency, Integer Mode, Fref = 50 MHz, Loop BW = 100 kHz



#### SSB Phase Noise Fractional Spurs @ 9.01 GHz, Fref = 10 MHz, Loop BW = 10 kHz




#### **Reference Input Sensitivity, Square Wave, 50**Ω




Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz


SSB Phase Noise vs. Temperature @ 9.0 GHz, Integer Mode, Fref = 50 MHz, Loop BW = 100 kHz -70 -80 -90 -100 -100 -100 -100 -100 -100 -100 +25C -100 +85C



## SSB Phase Noise vs. Reference Freq. & Loop BW @ 9.0 GHz, Integer Mode




#### **Reference Input Sensitivity, Sinusoid Wave, 50**Ω








v01.0112














**Open Loop VCO SSB Phase Noise vs. Tuning Voltage** 





## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz



#### Output Power vs. Tuning Voltage, Vcc = +5V







Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



FRACTIONAL-N PLL WITH

v01.0112



#### Absolute Maximum Ratings


| -                      |
|------------------------|
| +5.5V                  |
| 0 to +15V              |
| -0.3V to +3.6V         |
| -0.3V to +3.6V         |
| -0.3V to +5.5V         |
| 1 KΩ min.              |
| 20 ns                  |
| -0.25V to VDDIO + 0.5V |
| -65° C to +125° C      |
| Class 1A               |
|                        |

#### **Reliability Information**

| Junction Temperature To Maintain<br>1 Million Hours MTTF  | 135 °C       |
|---|--------------|
| Nominal Junction Temperature (T = +85°C)                  | 121.3 °C     |
| Thermal Resistance<br>(Junction to GND Paddle, 5V Supply) | 24.8 °C/W    |
| Operating Temperature                                     | -40 to +85°C |

INTEGRATED VCO, 8.45 - 9.55 GHz

#### **Outline Drawing**



- 5. PACKAGE WARP SHALL NOT EXCEED 0.05 mm.
- 6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

#### Package Information

| Part Number | Package Body Material                              | Lead Finish   | MSL Rating | Package Marking <sup>[1]</sup> |
|-------------|--|---------------|------------|--------------------------------|
| HMC767LP6CE | RoHS-compliant Low Stress Injection Molded Plastic | 100% matte Sn | MSL3       | <u>H767</u><br>XXXX            |

[1] 4-Digit lot number XXXX

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



v01.0112



## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz

#### **Pin Descriptions**

| Pin Number                | Function            | Description   |  |
|---------------------------|---------------------|---|--|
| 1, 9 - 14, 22, 23, 26, 35 | N/C                 | No connection. These pins may be connected to RF/DC ground.<br>Performance will not be affected.                      |  |
| 2 - 5, 37, 39             | GND <sup>[1]</sup>  | Pins must be connected to RF/DC ground  |  |
| 7                         | GND                 | This pin and package bottom must be connected to RF/DC ground   |  |
| 6                         | VTUNE               | Control voltage input. Modulation port bandwidth dependent on drive source impedance.                                 |  |
| 8                         | VCCVCO2             | + 5V power supply for VCO.  |  |
| 15                        | VCCHF               | Analog power supply for RF buffer. Nominal + 3.3V, 6 mA max.  |  |
| 16                        | VDDLS               | Power supply for PFD to CP level shifters.<br>Nominal + 5V, 5 mA max., Fpd dependent.                                 |  |
| 17                        | VPPCPA              | Power Supply for the charge pump. Nominal + 5V, 10 mA Max.  |  |
| 18                        | CP                  | Charge pump output  |  |
| 19                        | AVDD                | Power Supply for analog bias generation. Nominal + 3.3V, 2 mA Max.  |  |
| 20                        | BIAS <sup>[2]</sup> | External bypass decoupling for precision bias circuits,<br>1.920V ±2 mV is generated internally                       |  |
| 21                        | RVDD                | Power Supply for Reference Path.<br>Nominal + 3.3V, 15 mA Max., reference dependent                                   |  |
| 24                        | XREFP               | Reference input. DC bias is generated internally.<br>Normally AC coupled externally.                                  |  |
| 25                        | VDDPD               | Power supply for phase detector. Nominal + 3.3V.<br>Decoupling for this supply is critical. 5 mA max., Fpd dependent. |  |
| 27                        | CEN                 | CMOS input, hardware chip enable.   |  |
| 28                        | SEN                 | CMOS input, serial port latch enable.   |  |
| 29                        | SCK                 | CMOS input, serial port clock.  |  |
| 30                        | SDI                 | CMOS input, serial port data.   |  |
| 31                        | DVDD                | Power supply for digital. Nominal + 3.3V, 25 mA max., Fpd dependent.  |  |
| 32                        | VDDIO               | Power supply for digital I/O.<br>Nominal + 3.3V, 8 mA max. (only when driving LD_SDO)                                 |  |
| 33                        | LD_SDO              | CMOS output. General purpose output;<br>lock detect, serial data out, others, selectable                              |  |
| 34                        | VCCPS               | Power supply for RF divider. Nominal + 3.3V, 35 mA max.   |  |
| 36                        | TRIG                | CMOS input. External trigger.   |  |
| 38                        | RFOUT               | RF output (AC coupled).   |  |
| 40                        | VCCVCO1             | Power Supply for VCO. Nomimal +5V, High Current, VCO dependent  |  |

[1] Pin is not connected internally, however, pin must be connected to GND to maintain product family pin for pin compatibility.

[2] BIAS ref voltage (pin 20) cannot drive an external load, and must be measured with a 10 GOhm meter such as Agilent 34410A; a typical 10 Mohm DVM will read erroneously.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




v01.0112



## FRACTIONAL-N PLL WITH INTEGRATED VCO, 8.45 - 9.55 GHz

#### **Evaluation PCB**



The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

#### **Evaluation PCB Schematic**

To view this Evaluation PCB Schematic please visit www.hittite.com and choose HMC767LP6CE from the "Search by Part Number" pull down menu to view the product splash page.

#### **Evaluation Order Information**

| Item                | Contents  | Part Number        |
|---------------------|---|--------------------|
| Evaluation PCB Only | HMC767LP6CE Evaluation PCB  | 130369-HMC767LP6CE |
| Evaluation Kit      | HMC767LP6CE Evaluation PCB<br>USB Interface Board<br>6' USB A Male to USB B Female Cable<br>CD ROM (Contains User Manual, Evaluation Software, Hittite PLL Design Software) | EKIT01-HMC767LP6CE |

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Phase Locked Loops - PLL category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

CPLL58-2400-2500 MB15E07SLPFV1-G-BND-6E1 PI6C2409-1HWEX BA4116FV-E2 HMC764LP6CETR HMC820LP6CETR CY22050KFI LMX2430TMX/NOPB NB3N5573DTG ADF4153ABCPZ PI6C2405A-1LE CD74HC4046AM CPLL66-2450-2450 NJM567D 74HC4046ADB.112 74HC4046APW.112 CY23S05SXI-1 STW81200T ADF4208BRUZ ADF4218LBRUZ ADF4355-3BCPZ ADF4355BCPZ ADF4169WCCPZ ADF4360-6BCPZ ADF4360-5BCPZRL7 ADF4360-5BCPZ ADF4360-4BCPZRL7 ADF4360-4BCPZZ ADF4360-3BCPZ ADF4360-2BCPZRL7 ADF4252BCPZ ADF4159CCPZ ADF4169CCPZ ADF4360-0BCPZ ADF4360-1BCPZ ADF4360-1BCPZRL7 ADF4360-2BCPZ ADF4360-3BCPZRL7 ADF4360-7BCPZRL7 ADF4360-8BCPZ ADF4360-8BCPZRL7 ADF4360-9BCPZRL7 ADF4360-9BCPZRL7 ADF4159WCCPZ ADF4360-0BCPZRL7 AD9901KPZ AD9901KQ ADF4001BCPZ ADF4360-9BCPZRL7 ADF4159CCPZ-RL7 ADF4159WCCPZ ADF4360-0BCPZRL7 AD9901KPZ AD9901KQ ADF4001BCPZ ADF4002BCPZ