# High Current Quad Output Regulator for TFT LCD Panels 

## feATURES

- 4 Integrated Switches: 2.4A Buck, 2.6A Boost, 0.35A Boost, 0.35A Inverter (Guaranteed Minimum Current Limit)
- Fixed Frequency, Low Noise Outputs
- Soft-Start for all Outputs
- Externally Programmable VON Delay
- Integrated Schottky Diode for VON Output
- PGOOD Pin for AVDD Output Disconnect
- 4.5V to 22V Input Voltage Range
- PanelProtect ${ }^{\text {TM }}$ Circuitry Disables $V_{\text {ON }}$ Upon Fault
- Available in Thermally Enhanced 28-Lead TSSOP


## APPLICATIONS

- Large TFT-LCD Desktop Monitors
- Flat Panel Televisions
$\overline{\mathbf{Q Y}}$, LTC and LT are registered trademarks of Linear Technology Corporation. PanelProtect is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.


## DESCRIPTIOn

The $\mathrm{LT}^{\circledR} 1943$ quad output adjustable switching regulator provides power for large TFT LCD panels. The device, housed in a low profile 28 pin thermally enhanced TSSOP package, can generate 3.3 V or 5 V logic supply along with the triple output supply required for the TFT LCD panel. Operating from an input range of 4.5 V to 22 V , a step-down regulator provides a low voltage output $\mathrm{V}_{\text {LOGIC }}$ with up to 2A current. A high-power step-up converter, a lowerpower step-up converter and an inverting converter provide the three independent output voltages $A V_{D D}, V_{O N}$ and $V_{\text {ofF }}$ required by the LCD panel. A high-side PNP provides delayed turn-on of the $\mathrm{V}_{\text {ON }}$ signal and can handle up to 30 mA . Protection circuitry ensures that $\mathrm{V}_{0 N}$ is disabled if any of the four outputs are more than $10 \%$ below the programmed voltage.
All switchers are synchronized to an internal 1.2 MHz clock, allowing the use of low profile inductors and ceramic capacitors throughout. A current mode architecture provides excellent transient response. For best flexibility, all outputs are adjustable. Soft-start is included in all four channels. A PGOOD pin can drive an optional PMOS pass device to provide output disconnect for the $A V_{D D}$ output.

## TYPICAL APPLICATION



Startup Waveforms

ABSOLUTE MAXIMUM RATINGS
(Note 1)
VIN Voltage ..... 25 V
BOOST Voltage ..... 36V
BOOST Voltage Above SW1 ..... 25 V
BIAS Pin Voltage ..... 18 V
SW2, SW4 Pin Voltages ..... 40V
SW3 Voltage ..... 40V
FB1, FB2, FB3, FB4 Voltages ..... 4 V
NFB4 Voltage ..... $+6 \mathrm{~V},-0.6 \mathrm{~V}$
VC1, VC2, VC3, VC4 Pin Voltages ..... 6 V
RUN-SS, SS-234 Pin Voltages ..... 6 V
PGOOD Pin Voltage ..... 36V
E3 Pin Voltage ..... 38V
Von Voltage ..... 38V
$\mathrm{C}_{\mathrm{T}}$ Pin Voltage ..... 6 V
Junction Temperature ..... $125^{\circ} \mathrm{C}$
Operating Temperature Range (Note 2) ... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS
The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{RUN}-\mathrm{SS}, \mathrm{SS}-234=2.5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Input Voltage |  | - |  |  | 4.5 | V |
| Maximum Input Voltage |  |  |  |  | 22 | V |
| Quiescent Current | Not Switching RUN-SS = SS-234 $=0 \mathrm{~V}$ |  |  | $\begin{aligned} & 10 \\ & 35 \end{aligned}$ | $\begin{aligned} & 14 \\ & 45 \end{aligned}$ | mA $\mu \mathrm{A}$ |
| RUN-SS, SS-234 Pin Current | RUN-SS, SS-234 $=0.4 \mathrm{~V}$ |  |  | 1.7 |  | $\mu \mathrm{A}$ |
| RUN-SS, SS-234 Threshold |  |  |  | 0.8 |  | V |
| BIAS Pin Voltage to Begin SS-234 Charge |  | $\bullet$ | 2.4 | 2.8 | 3.15 | V |
| BIAS Pin Current | BIAS = 3.1V, All Switches Off |  |  | 10.5 | 15 | mA |
| FB Threshold Offset to Begin $\mathrm{C}_{T}$ Charge | (Note 3) |  | 90 | 125 | 160 | mV |
| $\mathrm{C}_{\text {T }}$ Pin Current Source | All FB Pins $=1.5 \mathrm{~V}$ |  | 16 | 20 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {T Threshold to Power } \mathrm{V}_{\text {ON }}}$ | All FB Pins $=1.5 \mathrm{~V}$ |  | 1.0 | 1.1 | 1.2 | V |
| $\mathrm{V}_{\text {ON }}$ Switch Drop | $\mathrm{V}_{\text {ON }}$ Current $=30 \mathrm{~mA}$ |  |  | 180 | 240 | mV |
| Maximum V ${ }_{\text {ON }}$ Current | $\mathrm{V}_{\mathrm{E} 3}=30 \mathrm{~V}$ | $\bullet$ | 30 | 60 |  | mA |
| PG00D Threshold Offset |  |  | 90 | 125 | 160 | mV |
| PGOOD Sink Current |  |  | 200 |  |  | $\mu \mathrm{A}$ |
| PGOOD Pin Leakage | $V_{\overline{\text { PGOOD }}}=36 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Master Oscillator Frequency |  | $\bullet$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 1.2 | $\begin{aligned} & 1.35 \\ & 1.46 \end{aligned}$ | $\overline{\mathrm{MHz}}$ MHz |
| Foldback Switching Frequency | All FB Pins $=0 \mathrm{~V}$ |  |  | 250 |  | kHz |
| Frequency Shift Threshold on FB | $\Delta 200 \mathrm{kHz}$ |  |  | 0.5 |  | V |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{RUN}-\mathrm{SS}, S S-234=2.5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH 1 (2.4A BUCK) |  |  |  |  |  |  |
| FB1 Voltage |  | $\bullet$ | $\begin{aligned} & 1.23 \\ & 1.22 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.27 \\ & 1.27 \end{aligned}$ | V |
| FB1 Voltage Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<22 \mathrm{~V}$ |  |  | 0.01 | 0.03 | \%/V |
| FB1 Pin Bias Current | (Note 4) | $\bullet$ |  | 100 | 600 | nA |
| Error Amplifier 1 Voltage Gain |  |  |  | 200 |  | V/V |
| Error Amplifier 1 Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ |  |  | 450 |  | $\mu \mathrm{mhos}$ |
| Switch 1 Current Limit | Duty Cycle = 35\% (Note 6) | $\bullet$ | 2.4 | 3.2 | 4.3 | A |
| Switch $1 \mathrm{~V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=2 \mathrm{~A}$ |  |  | 310 | 470 | mV |
| Switch 1 Leakage Current | $\mathrm{FB} 1=1.5 \mathrm{~V}$ |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Minimum B00ST Voltage Above SW1 Pin | $\mathrm{I}_{\text {SW }}=1.5 \mathrm{~A}$ (Note 7) |  |  | 1.8 | 2.5 | V |
| BOOST Pin Current | $\mathrm{I}_{\text {SW }}=1.5 \mathrm{~A}$ |  |  | 30 | 50 | mA |
| Maximum Duty Cycle (SW1) |  | $\bullet$ | 82 | 92 |  | \% |

SWITCH 2 (2.6A BOOST)

| FB2 Voltage |  | $\bullet$ | $\begin{aligned} & 1.23 \\ & 1.22 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.27 \\ & 1.27 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB2 Voltage Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<22 \mathrm{~V}$ |  |  | 0.01 | 0.03 | \%/V |
| FB2 Pin Bias Current | (Note 4) | $\bullet$ |  | 220 | 1000 | nA |
| Error Amplifier 2 Voltage Gain |  |  |  | 200 |  | V/V |
| Error Amplifier 2 Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ |  |  | 450 |  | $\mu \mathrm{mhos}$ |
| Switch 2 Current Limit |  | - | 2.6 | 3.8 | 4.9 | A |
| Switch $2 \mathrm{~V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW2 }}=2 \mathrm{~A}$ |  |  | 360 | 540 | mV |
| Switch 2 Leakage Current | $\mathrm{FB} 2=1.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| BIAS Pin Current | $\mathrm{I}_{\mathrm{SW} 2}=2 \mathrm{~A}$ |  |  | 45 |  | mA |
| Maximum Duty Cycle (SW2) |  | $\bullet$ | 85 | 92 |  | \% |
| SWITCH 3 (350mA BOOST) |  |  |  |  |  |  |
| FB3 Voltage |  | $\bullet$ | $\begin{aligned} & 1.23 \\ & 1.22 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.27 \\ & 1.27 \end{aligned}$ | V |
| FB3 Voltage Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<22 \mathrm{~V}$ |  |  | 0.01 | 0.03 | \%/V |
| FB3 Pin Bias Current | (Note 4) | $\bullet$ |  | 100 | 600 | nA |
| Error Amplifier 3 Voltage Gain |  |  |  | 200 |  | V/N |
| Error Amplifier 3 Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ |  |  | 450 |  | $\mu \mathrm{mhos}$ |
| Switch 3 Current Limit |  | $\bullet$ | 0.35 | 0.5 | 0.7 | A |
| Switch $3 \mathrm{~V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW } 3}=0.2 \mathrm{~A}$ |  |  | 180 | 280 | mV |
| Switch 3 Leakage Current | $\mathrm{FB} 3=1.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| BIAS Pin Current | $\mathrm{I}_{\text {SW } 3}=0.2 \mathrm{~A}$ |  |  | 14 |  | mA |
| Maximum Duty Cycle (SW3) |  | $\bullet$ | $\begin{aligned} & 84 \\ & 83 \end{aligned}$ | 88 |  | \% |
| Schottky Diode Drop | $\mathrm{I}=170 \mathrm{~mA}$ |  |  | 700 |  | mV |

ELECTRICPL CHARAGTERSTICS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. RUN-SS, SS-234 $=2.5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH 4 (350mA INVERTER) |  |  |  |  |  |  |
| FB4 Voltage |  | $\bullet$ | $\begin{aligned} & 1.23 \\ & 1.22 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.27 \\ & 1.27 \end{aligned}$ | V |
| FB4 Voltage Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<22 \mathrm{~V}$ |  |  | 0.01 | 0.03 | \%/V |
| FB4 Pin Bias Current | (Note 4) | $\bullet$ |  | 100 | 600 | nA |
| NFB4 Voltage ( VFB4 $^{-} \mathrm{V}_{\text {NFB4 }}$ ) |  | $\bullet$ | $\begin{aligned} & 1.215 \\ & 1.205 \end{aligned}$ | 1.245 | $\begin{aligned} & 1.275 \\ & 1.275 \end{aligned}$ | V |
| NFB4 Voltage Line Regulation | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<22 \mathrm{~V}$ |  |  | 0.01 | 0.03 | \%/V |
| NFB4 Pin Bias Current | (Note 5) |  |  | 100 | 600 | nA |
| Error Amplifier 4 Voltage Gain |  |  |  | 200 |  | $\mathrm{V} / \mathrm{V}$ |
| Error Amplifier 4 Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ |  |  | 450 |  | $\mu \mathrm{mhos}$ |
| Switch 4 Current Limit |  | $\bullet$ | 0.35 | 0.5 | 0.7 | A |
| Switch $4 \mathrm{~V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW4 }}=0.3 \mathrm{~A}$ |  |  | 260 | 390 | mV |
| Switch 4 Leakage Current | $\mathrm{FB} 4=1.5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| BIAS Pin Current due to SW4 | $\mathrm{I}_{\text {SW4 }}=0.3 \mathrm{~A}$ |  |  | 15 |  | mA |
| Maximum Duty Cycle (SW4) |  | $\bullet$ | $\begin{aligned} & 84 \\ & 83 \end{aligned}$ | 88 |  | \% |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LT1943E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization, and correlation with statistical process controls.
Note 3: The $\mathrm{C}_{\top}$ pin is held low until FB1, FB2, FB3 and FB4 all ramp above the FB threshold offset.

Note 4: Current flows into FB1, FB2, FB3 and FB4 pins.
Note 5: Current flows out of NFB4 pin.
Note 6: Current limit is guaranteed by design and/or correlation to static test. Slope compensation reduces current limit at high duty cycle.
Note 7: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the internal power switch.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



1943 G04


1943 G07



1943 G10


1943 G08
BOOST Pin Current


1943 G05

SW4 Current Limit


SW2 Current Limit


1943 G06

1943 G09


## TYPICAL PGRFORMANCE CHARACTERISTICS



1943 G13


Frequency Foldback



Bias Pin Current


1943 G17

Efficiency, $\mathrm{V}_{\text {LOGIC }}=3.3 \mathrm{~V}$


## PIn functions

GND (Pins 1, 20, Exposed Pad Pin 29): Ground. Tie both GND pins and the exposed pad directly to a local ground plane. The ground metal to the exposed pad should be as wide as possible for better heat dissipation. Multiple vias (to ground plane under the ground backplane) placed close to the exposed pad can further aid in reducing thermal resistance.

VC1 (Pin 2): Switching Regulator 1 Error Amplifier Compensation. Connect a resistor/capacitor network in series with this pin.

VC2 (Pin 3): Error Amplifier Compensation for Switcher 2. Connect a resistor/capacitor network in series with this pin.
FB1 (Pin 4): Switching Regulator 1 Feedback. Tie the resistor divider tap to this pin and set $\mathrm{V}_{\text {LOGIC }}$ according to $V_{\text {LOGIC }}=1.25 \cdot(1+$ R2/R1). Reference designators refer to Figure 1.
FB2 (Pin 5): Feedback for Switch 2. Tie the resistor divider tap to this pin and set $A V_{D D}$ according to $A V_{D D}=1.25 \cdot$ (1 + R6/R5).
FB3 (Pin 6): Switching Regulator 3 Feedback. Tie the resistor divider tap to this pin and set $\mathrm{V}_{\text {ON }}$ according to $V_{O N}=1.25 \cdot(1+R 9 / R 8)-150 \mathrm{mV}$.

NFB4 (Pin 7): Switching Regulator 4 Negative Feedback. Switcher 4 can be used to generate a positive or negative output. When regulating a negative output, tie the resistor divider tap to this pin. Negative output voltage can be set by the equation $\mathrm{V}_{\text {OFF }}=-1.245 \bullet(\mathrm{R} 3 / \mathrm{R} 4)$ with R 4 setto 10 k . Tie the NFB4 pin to FB4 for positive output voltages.
FB4 (Pin 8): Feedback for Switch 4. When generating a positive voltage from switch 4, tie the resistor divider tap to this pin. When generating a negative voltage, tie a 10k resistor between FB4 and NFB4 (R4).
VC3 (Pin 9): Switching Regulator 3 Error Amplifier Compensation. Connect a resistor/capacitor network in series with this pin.

VC4 (Pin 10): Switching Regulator 4 Error Amplifier Compensation. Connect a resistor/capacitor network in series with this pin.
SGND (Pin 11): Signal Ground. Return ground trace from the FB resistor networks and $\mathrm{V}_{\mathrm{c}}$ pin compensation components directly to this pin and then tie to ground.
BOOST (Pin 12): The BOOST pin is used to provide a drive voltage, higher than $\mathrm{V}_{\mathrm{IN}}$, to the switch 1 drive circuit.
SW1 (Pins 13, 14): The SW1 pins are the emitter of the internal NPN bipolar power transistor for switching regulator 1. These pins must be tied together for proper operation. Connect these pins to the inductor, catch diode and boost capacitor.
$\mathrm{V}_{\text {IN }}$ (Pins 15, 16): The $\mathrm{V}_{\text {IN }}$ pins supply current to the LT1943's internal regulator and to the internal power transistor for switch 1. These pins must be tied together and locally bypassed.
SS-234 (Pin 17): This is the soft-start pin for switching regulators 2,3 and 4. Place a soft-start capacitor here to limit start-up inrush current and output voltage ramp rate. When the BIAS pin reaches 2.8 V , a $1.7 \mu \mathrm{~A}$ current source begins charging the capacitor. When the capacitor voltage reaches 0.8 V , switches 2,3 and 4 turn on and begin switching. For slower start-up, use a larger capacitor. When this pin is pulled to ground, switches 2,3 and 4 are disabled. For complete shutdown, tie RUN-SS to ground.

RUN-SS (Pin 18): This is the soft-start pin for switching regulator 1. Place a soft-start capacitor here to limit startup inrush current and output voltage ramp rate. When power is applied to the $\mathrm{V}_{\text {IN }}$ pin, a $1.7 \mu \mathrm{~A}$ current source charges the capacitor. When the voltage at this pin reaches 0.8 V , switch 1 turns on and begins switching. For slower start-up, use a larger capacitor. For complete shutdown, tie RUN-SS to ground.
SW4 (Pin 19): This is the collector of the internal NPN bipolar power transistor for switching regulator 4. Minimize metal trace area at this pin to keep EMI down.

## PIn functions

SW3 (Pin 21): This is the collector of the internal NPN bipolar power transistor for switching regulator 3. Minimize metal trace area at this pin to keep EMI down.
BIAS (Pin 22): The BIAS pin is used to improve efficiency when operating at higher input voltages. Connecting this pin to the output of switching regulator 1 forces most of the internal circuitry to draw its operating current from $\mathrm{V}_{\text {LOGIC }}$ rather than $\mathrm{V}_{\text {IN }}$. The drivers of switches 2,3 and 4 are supplied by BIAS. Switches 2, 3 and 4 will not switch until the BIAS pin reaches approximately 2.8 V . BIAS must be tied to V LOGIC.
PGOOD (Pin 23): Power Good Comparator Output. This is the open collector output of the power good comparator and can be used in conjunction with an external P-Channel MOSFET to provide output disconnect for $\mathrm{AV}_{\mathrm{DD}}$ as shown in the 5V Input, Quad Output TFT-LCD Power Supply on the last page of the data sheet. When switcher 2's output reaches approximately $90 \%$ of its programmed voltage, PGOOD will be pulled to ground. This will pull down on the gate of the MOSFET, connecting $A V_{D D}$. A 100k pull-up
resistor between the source and gate of the P-channel MOSFET keeps it off when switcher 2's output is low.

E3 (Pin 24): This is switching regulator 3's output and the emitter of the output disconnect PNP. Tie the output capacitor and resistor divider here.
$\mathbf{C}_{\boldsymbol{T}}$ (Pin 25): Timing Capacitor Pin. This is the input to the $V_{O N}$ timer and programs the time delay from all four feedback pins reaching 1.125 V to $\mathrm{V}_{\text {ON }}$ turning on. The $\mathrm{C}_{\mathrm{T}}$ capacitor value can be set using the equation $\mathrm{C}=(20 \mu \mathrm{~A} \cdot$ $t_{\text {DELAY }} / 1.1 \mathrm{~V}$.
$V_{\text {ON }}$ (Pin 26): This is the delayed output for switching regulator 3 . $V_{\text {ON }}$ reaches its programmed voltage after the internal $\mathrm{C}_{\boldsymbol{T}}$ timer times out. Protection circuitry ensures $V_{O N}$ is disabled if any of the four outputs are more than 10\% below normal voltage.

SW2 (Pins 27, 28): The SW2 pins are the collector of the internal NPN bipolar power transistor for switching regulator 2. These pins must be tied together. Minimize trace area at these pins to keep EMI down.

## BLOCK DIAGRAM



Figure 1. Block Diagram

## operation

The LT1943 is a highly integrated power supply IC containing four separate switching regulators. All four switching regulators have their own oscillator with frequency foldback and use current mode control. Switching regulator 1 consists of a step-down regulator with a switch current limit of 2.4A. Switching regulator 2 can be configured as a step-up or SEPIC converter and has a 2.6A switch. Switching regulator 3 consists of a step-up regulator with a 0.35A switch as well as an integrated Schottky diode. Switching regulator 4 has two feedback pins (FB4 and NFB4) and can directly regulate positive or negative output voltages. The four regulators share common circuitry including input source, voltage reference, and master oscillator. Operation can be best understood by referring to the Block Diagram as shown in Figure 1.
If the RUN/SS pin is pulled to ground, the LT1943 is shut down and draws $35 \mu$ from the input source tied to $\mathrm{V}_{\text {IN }}$. An internal $1.7 \mu \mathrm{~A}$ current source charges the external softstart capacitor, generating a voltage ramp at this pin. If the RUN/SS pin exceeds 0.6 V , the internal bias circuits turn on, including the internal regulator, reference, and 1.1 MHz master oscillator. The master oscillator generates four clock signals, one for each of the switching regulators. Switching regulator 1 will only begin to operate when the RUN/SS pin reaches 0.8V. Switcher 1 generates VLOGIC, which must be tied to the BIAS pin. When BIAS reaches 2.8 V , the NPN pulling down on the SS-234 pin turns off, allowing an internal $1.7 \mu \mathrm{~A}$ current source to charge the external capacitortied to the SS-234 pin. When the voltage on the SS-234 pin reaches 0.8 V , switchers 2,3 and 4 are enabled. $A V_{D D}$ and $V_{0 F F}$ will then begin rising at a ramp rate determined by the capacitor tied to the SS-234 pin. When all the outputs reach $90 \%$ of their programmed voltages, the NPN pulling down on the $\mathrm{C}_{\top}$ pin will turn off, and an internal $20 \mu \mathrm{~A}$ current source will charge the external capacitor tied to the $\mathrm{C}_{\boldsymbol{T}}$ pin. When the $\mathrm{C}_{\boldsymbol{T}}$ pin reaches 1.1 V , the output disconnect PNP turns on, connecting $V_{O N}$. In the event of any of the four outputs dropping below 10\% of their programmed voltage, PanelProtect circuitry pulls the $\mathrm{C}_{T}$ pin to $G N D$, disabling $\mathrm{V}_{0 N}$.
A power good comparator monitors $\mathrm{AV}_{\mathrm{DD}}$ and turns on when the FB2 pin is at or above $90 \%$ of its regulated value.


Figure 2. LT1943 Power-Up Sequence. (Traces From Both Photos are Synchronized to the Same Trigger)

The output is an open collector transistor that is off when the output is out of regulation, allowing an external resistor to pull the pin high. This pin can be used with a P-channel MOSFET that functions as an output disconnect for $A V_{D D}$.
The four switchers are current mode regulators. Instead of directly modulating the duty cycle of the power switch, the feedback loop controls the peak current in the switch during each cycle. Compared to voltage mode control, current mode control improves loop dynamics and provides cycle-by-cycle current limit.

## OPERATION

The control loop for the four switchers is similar. A pulse from the slave oscillator sets the RS latch and turns on the internal NPN bipolar power switch. Current in the switch and the external inductor begins to increase. When this current exceeds a level determined by the voltage at $\mathrm{V}_{\mathrm{C}}$, the current comparator resets the latch, turning off the switch. The current in the inductor flows through the Schottky diode and begins to decrease. The cycle begins again at the next pulse from the oscillator. In this way, the voltage on the $V_{C}$ pin controls the current through the inductor to the output. The internal error amplifier regulates the output voltage by continually adjusting the $\mathrm{V}_{\mathrm{C}}$ pin voltage. The threshold for switching on the $V_{C}$ pin is 0.8 V , and an active clamp of 1.8 V limits the output current. The RUN/SS and SS-234 pins also clamp the $\mathrm{V}_{\mathrm{C}}$ pin voltage. As the internal current source charges the external soft-start capacitor, the current limit increases slowly.
Each switcher contains an extra, independent oscillator to perform frequency foldback during overload conditions. This slave oscillator is normally synchronized to the master oscillator. A comparator senses when $\mathrm{V}_{\mathrm{FB}}$ is less than 0.5 V and switches the regulator from the master oscillator to a slower slave oscillator. The $\mathrm{V}_{\text {FB }}$ pin is less than 0.5 V during startup, short-circuit, and overload conditions. Frequency foldback helps limit switch current and power dissipation under these conditions.

The switch driver for SW1 operates either from $\mathrm{V}_{\text {IN }}$ or from the BOOST pin. An external capacitor and diode are used to generate a voltage at the BOOST pin that is higher than the input supply. This allows the driver to saturate the internal bipolar NPN power switch for efficient operation.

## STEP-DOWN CONSIDERATIONS

## FB Resistor Network

The output voltage for switcher 1 is programmed with a resistor divider (refer to the Block Diagram) between the output and the FB pin. Choose the resistors according to:

$$
\mathrm{R} 2=\mathrm{R} 1\left(\mathrm{~V}_{\text {OUT }} / 1.25 \mathrm{~V}-1\right)
$$

R1 should be $10 \mathrm{k} \Omega$ or less to avoid bias current errors.

## Input Voltage Range

The minimum operating voltage of switcher 1 is determined either by the LT1943's undervoltage lockout of $\sim 4 \mathrm{~V}$, or by its maximum duty cycle. The duty cycle is the fraction of time that the internal switch is on and is determined by the input and output voltages:

$$
D C=\left(V_{\text {OUT }}+V_{F}\right) /\left(V_{\text {IN }}-V_{S W}+V_{F}\right)
$$

where $V_{F}$ is the forward voltage drop of the catch diode $(\sim 0.4 \mathrm{~V})$ and $\mathrm{V}_{\text {SW }}$ is the voltage drop of the internal switch $(\sim 0.3 \mathrm{~V}$ at maximum load). This leads to a minimum input voltage of

$$
\begin{aligned}
\mathrm{V}_{\text {IN(MIN })} & =\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}\right) / D C_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{F}}+\mathrm{V}_{\mathrm{SW}} \\
\text { with } D C_{\mathrm{MAX}} & =0.82 .
\end{aligned}
$$

## Inductor Selection and Maximum Output Current

A good first choice for the inductor value is:

$$
L=\left(V_{\text {OUT }}+V_{F}\right) / 1.2
$$

where $V_{F}$ is the voltage drop of the catch diode ( $\sim 0.4 \mathrm{~V}$ ) and L is in $\mu \mathrm{H}$. The inductor's RMS current rating must be greater than the maximum load current and its saturation current should be at least $30 \%$ higher. For highest efficiency, the series resistance (DCR) should be less than $0.1 \Omega$. Table 1 lists several vendors and types that are suitable.

The optimum inductor for a given application may differ from the one indicated by this simple design guide. A larger value inductor provides a higher maximum load current, and reduces the output voltage ripple. If your load is lower than the maximum load current, then you can relax the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Be aware that the maximum load current depends on input voltage. A graph in the Typical Performance section of this data sheet shows the maximum load current as a function of input voltage and inductor value for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$. In addition, low inductance may result in discontinuous mode operation, which further reduces

## LT1943

## operation

maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology's Application Note AN44. Finally, for duty cycles greater than $50 \%\left(V_{\text {OUT }} / V_{\text {IN }}>0.5\right)$, a minimum inductance is required to avoid subharmonic oscillations. See AN19.

The current in the inductor is a triangle wave with an average value equal to the load current. The peak switch current is equal to the output current plus half the peak-topeak inductor ripple current. The LT1943 limits its switch current in order to protect itself and the system from overload faults. Therefore, the maximum output current that the LT1943 will deliver depends on the switch current limit, the inductor value, and the input and output voltages.

When the switch is off, the potential across the inductor is the output voltage plus the catch diode drop. This gives the peak-to-peak ripple current in the inductor:

$$
\Delta l_{L}=(1-D C)\left(V_{\text {OUT }}+V_{F}\right) /(L \bullet f),
$$

where $f$ is the switching frequency of the LT1943 and L is the value of the inductor. The peak inductor and switch current is

$$
I_{S W P K}=I_{L P K}=I_{O U T}+\Delta I_{\llcorner } / 2
$$

To maintain output regulation, this peak current must be less than the LT1943's switch current limit of lıim. For SW1, $\mathrm{I}_{\text {LIM }}$ is at least 2.4 A at $\mathrm{DC}=0.35$ and decreases linearly to 1.6 A at $D C=0.8$, as shown in the Typical Performance Characteristics section. The maximum output current is a function of the chosen inductor value:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} & =\mathrm{I}_{\mathrm{LIM}}-\Delta \mathrm{I}_{\mathrm{L}} / 2 \\
& =3 \mathrm{~A} \cdot(1-0.57 \cdot \mathrm{DC})-\Delta \mathrm{I}_{\mathrm{L}} / 2
\end{aligned}
$$

Choosing an inductor value so that the ripple current is small will allow a maximum output current near the switch current limit.

One approach to choosing the inductor is to start with the simple rule given above, look at the available inductors, and choose one to meet cost or space goals. Then use
these equations to check that the LT1943 will be able to deliver the required output current. Note again that these equations assume that the inductor current is continuous. Discontinuous operation occurs when I IUT is less than $\Delta l_{\mathrm{L}} / 2$.

Table 1. Inductors.

| Part Number | Value ( $\mu \mathrm{H})$ | I RMS $^{\prime}(\mathbf{A})$ | DCR ( $\Omega)$ | Height (mm) |
| :--- | :---: | :---: | :---: | :---: |
| Sumida |  |  |  |  |
| CR43-1R4 | 1.4 | 2.52 | 0.056 | 3.5 |
| CR43-2R2 | 2.2 | 1.75 | 0.071 | 3.5 |
| CR43-3R3 | 3.3 | 1.44 | 0.086 | 3.5 |
| CR43-4R7 | 4.7 | 1.15 | 0.109 | 3.5 |
| CDRH3D16-1R5 | 1.5 | 1.55 | 0.040 | 1.8 |
| CDRH3D16-2R2 | 2.2 | 1.20 | 0.050 | 1.8 |
| CDRH3D16-3R3 | 3.3 | 1.10 | 0.063 | 1.8 |
| CDRH4D28-3R3 | 3.3 | 1.57 | 0.049 | 3.0 |
| CDRH4D28-4R7 | 4.7 | 1.32 | 0.072 | 3.0 |
| CDRH4D18-1R0 | 1.0 | 1.70 | 0.035 | 2.0 |
| CDC5D23-2R2 | 2.2 | 2.50 | 0.03 | 2.5 |
| CDRH5D28-2R6 | 2.6 | 2.60 | 0.013 | 3.0 |

Coilcraft

| D01606T-152 | 1.5 | 2.10 | 0.060 | 2.0 |
| :--- | :---: | :---: | :---: | :---: |
| D01606T-222 | 2.2 | 1.70 | 0.070 | 2.0 |
| D01606T-332 | 3.3 | 1.30 | 0.100 | 2.0 |
| DO1606T-472 | 4.7 | 1.10 | 0.120 | 2.0 |
| D01608C-152 | 1.5 | 2.60 | 0.050 | 2.9 |
| D01608C-222 | 2.2 | 2.30 | 0.070 | 2.9 |
| D01608C-332 | 3.3 | 2.00 | 0.080 | 2.9 |
| D01608C-472 | 4.7 | 1.50 | 0.090 | 2.9 |
| MOS6020-222 | 2.2 | 2.15 | 0.035 | 2.0 |
| MOS6020-332 | 3.3 | 1.8 | 0.046 | 2.0 |
| MOS6020-472 | 4.7 | 1.5 | 0.050 | 2.0 |
| D03314-222 | 2.2 | 1.6 | 0.200 | 1.4 |
| 1008PS-272 | 2.7 | 1.3 | 0.140 | 2.7 |

Toko

| (D62F)847FY-2R4M | 2.4 | 2.5 | 0.037 | 2.7 |
| :--- | :--- | :--- | :--- | :--- |
| (D73LF)817FY-2R2M | 2.2 | 2.7 | 0.03 | 3.0 |

## OPERATION

## Output Capacitor Selection

For 5 V and 3.3 V outputs, a $10 \mu \mathrm{~F} 6.3 \mathrm{~V}$ ceramic capacitor (X5R or X7R) at the output results in very low output voltage ripple and good transient response. Other types and values will also work; the following discussion explores tradeoffs in output ripple and transient performance.

The output capacitor filters the inductor current to generate an output with low voltage ripple. It also stores energy in order satisfy transient loads and stabilizes the LT1943's control loop. Because the LT1943 operates at a high frequency, minimal output capacitance is necessary. In addition, the control loop operates well with or without the presence of output capacitor series resistance (ESR). Ceramic capacitors, which achieve very low output ripple and small circuit size, are therefore an option.
You can estimate output ripple with the following equations:
$V_{\text {RIPPLE }}=\Delta I_{\text {L }} /\left(8 \bullet f \cdot C_{O U T}\right)$ for ceramic capacitors, and
$V_{\text {RIPPLE }}=\Delta l_{L} \bullet$ ESR for electrolytic capacitors (tantalum and aluminum);
where $\Delta_{L}$ is the peak-to-peak ripple current in the inductor. The RMS content of this ripple is very low so the RMS current rating of the output capacitor is usually not of concern. It can be estimated with the formula:

$$
I_{C(R M S)}=\Delta I_{L} / \sqrt{12}
$$

Another constraint on the output capacitor is that it must have greater energy storage than the inductor; ifthe stored energy in the inductor transfers to the output, the resulting voltage step should be small compared to the regulation voltage. For a $5 \%$ overshoot, this requirement indicates:

$$
\mathrm{C}_{\text {OUT }}>10 \cdot \mathrm{~L} \cdot\left(\mathrm{~L}_{\text {LIM }} / \mathrm{V}_{\text {OUT }}\right)^{2}
$$

The Iow ESR and small size of ceramic capacitors make them the preferred type for LT1943 applications. Not all ceramic capacitors are the same, however. Many of the higher value capacitors use poor dielectrics with high temperature and voltage coefficients. In particular, Y5V and $\mathrm{Z5U}$ types lose a large fraction of their capacitance with applied voltage and at temperature extremes.

Because loop stability and transient response depend on the value of $\mathrm{C}_{\text {OUt }}$, this loss may be unacceptable. Use X7R and X5R types.
Electrolytic capacitors are also an option. The ESRs of most aluminum electrolytic capacitors are too large to deliver low output ripple. Tantalum and newer, lower ESR organic electrolytic capacitors intended for power supply use are suitable, and the manufacturers will specify the ESR. Chose a capacitor with a low enough ESR for the required output ripple. Because the volume of the capacitor determines its ESR, both the size and the value will be larger than a ceramic capacitor that would give similar ripple performance. One benefit is that the larger capacitance may give better transient response for large changes in load current. Table 2 lists several capacitor vendors.
Table 2. Low ESR Surface Mount Capacitors

| Vendor | Type | Series |
| :--- | :---: | :---: |
| Taiyo Yuden | Ceramic | X5R, X7R |
| AVX | Ceramic | X5R, X7R |
|  | Tantalum | TPS |
| Kemet | Tantalum | T491, T494, T495 |
|  | Ta Organic | T520 |
|  | AI Organic | A700 |
| Sanyo | Ta or AI Organic | POSCAP |
| Panasonic | AI Organic | SP CAP |
| TDK | Ceramic | X5R, X7R |

## Diode Selection

The catch diode (D1 from Figure 1) conducts current only during switch off time. Average forward current in normal operation can be calculated from:

$$
I_{D(A V G)}=I_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right) / V_{\text {IN }}
$$

The only reason to consider a diode with a larger current rating than necessary for nominal operation is for the worst-case condition of shorted output. The diode current will then increase to the typical peak switch current.

Peak reverse voltage is equal to the regulator input voltage. Use a diode with a reverse voltage rating greater than the input voltage. Table 3 lists several Schottky diodes and their manufacturers.

## operation

Table 3. Schottky Diodes

| Part Number | $V_{\mathbf{R}}(\mathbf{V})$ | $\mathrm{I}_{\text {AVE }}(\mathrm{A})$ | $\mathrm{V}_{\mathrm{F}}$ at 1A (mV) | $\mathrm{V}_{\mathrm{F}}$ at 2A (mV) |
| :--- | :---: | :---: | :---: | :---: |
| On Semiconductor <br> MBRM120E $2_{5}$ |  |  |  |  |
| MBRM140 | 1 | 530 | 595 |  |
| Diodes Inc. | 40 | 1 | 550 |  |
| B120 | 20 | 1 | 500 |  |
| B130 | 30 | 1 | 500 |  |
| B220 | 20 | 2 |  | 500 |
| B230 | 30 | 2 |  | 500 |
| B240 | 40 | 2 |  | 500 |


| International Rectifier |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 10BQ030 | 30 | 1 | 420 | 470 |
| 20BQ030 | 30 | 2 |  | 470 |

## Boost Pin Considerations

The minimum operating voltage of an LT1943 application is limited by the undervoltage lockout $\sim 4 \mathrm{~V}$ and by the maximum duty cycle. The boost circuit also limits the minimum input voltage for proper start-up. If the input voltage ramps slowly, or the LT1943 turns on when the output is already in regulation, the boost capacitor may not be fully charged. Because the boost capacitor charges with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit running properly. This minimum load will depend on input and output voltages. The Typical Performance Characteristics section shows a plot of the minimum load current to start as a function of input voltage for a 3.3 V output. The minimum load current generally goes to zero once the circuit has started. Even without an output load current, in many cases the discharged output capacitor will present a load to the switcher that will allow it to start.

## INVERTER/STEP-UP CONSIDERATIONS

## Regulating Positive Output Voltages

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistors according to:

$$
\mathrm{R} 3=\mathrm{R} 4\left(\mathrm{~V}_{\text {OUT }} / 1.25-1\right)
$$

R4 should be $10 \mathrm{k} \Omega$ or less to avoid bias current errors. If switcher 4 is used to generate a positive output voltage, NFB4 should be tied to FB4.


## Regulating Negative Output Voltages

The LT1943 contains an inverting op amp with its noninverting terminal tied to ground and its output connected to the FB4 pin. Use this op amp to generate avoltage at FB4 that is proportional to $\mathrm{V}_{\text {OUT4 }}$. Choose the resistors according to:

$$
\mathrm{R} 6=\frac{\mathrm{R} 5 \bullet\left|\mathrm{~V}_{\text {OUT }}\right|}{1.245 \mathrm{~V}}
$$



Use 10k for R5. Tie 10pF in parallel with R5.

## Duty Cycle Range

The maximum duty cycle (DC) of the LT1943 switching regulator is $85 \%$ forSW2, and $83 \%$ forSW3 and SW4. The duty cycle for a given application using the step-up or charge pump topology is:

$$
D C=\frac{\left|V_{\text {OUT }}\right|-V_{\text {IN }}}{\left|V_{\text {OUT }}\right|}
$$

The duty cycle for a given application using the inverter or SEPIC topology is:

## operation

$$
D C=\frac{\left|V_{\text {OUT }}\right|}{V_{\text {IN }}+\left|V_{\text {OUT }}\right|}
$$

The LT1943 can still be used in applications where the duty cycle, as calculated above, is above the maximum. However, the part must be operated in discontinuous mode so that the actual duty cycle is reduced.

## Inductor Selection

Several inductors that work well with the LT1943 regulator are listed in Table 4. Besides these, many other inductors will work. Consulteach manufacturer for detailed information and for their entire selection of related parts. Use ferrite core inductors to obtain the best efficiency, as core losses at frequencies above 1 MHz are much lower for ferrite cores than for powdered-iron units. A $10 \mu \mathrm{H}$ to $22 \mu \mathrm{H}$ inductor will be the best choice for most LT1943 step-up and charge pump designs. Choose an inductor that can carry the entire switch current without saturating. For inverting and SEPIC regulators, a coupled inductor, or two separate inductors is an option. When using coupled inductors, choose one that can handle at least the switch current without saturating. If using uncoupled inductors, each inductor need only handle approximately one-half of the total switch current. A $4.7 \mu \mathrm{H}$ to $15 \mu \mathrm{H}$ coupled inductor or two $10 \mu \mathrm{H}$ to $22 \mu \mathrm{H}$ uncoupled inductors will usually be the best choice for most LT1943 inverting and SEPIC designs.
Table 4. Inductors.

| Part Number | Value ( $\mu \mathrm{H}$ ) | $\mathrm{I}_{\text {RMS }}(\mathrm{A})$ | DCR ( $\Omega$ ) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: |
| Coiltronics |  |  |  |  |
| TP3-4R7 | 4.7 | 1.5 | 0.181 | 2.2 |
| TP4-100 | 10 | 1.5 | 0.146 | 3.0 |
| Sumida |  |  |  |  |
| CD73-100 | 10 | 1.44 | 0.080 | 3.5 |
| CDRH5D18-6R2 | 6.2 | 1.4 | 0.071 | 2.0 |
| CDRH4D28-100 | 10 | 1.3 | 0.048 | 3.0 |
| CDRH4D28-100 | 10 | 1.0 | 0.095 | 3.0 |
| Coilcraft |  |  |  |  |
| D03314-103 | 10 | 0.8 | 0.520 | 1.4 |
| 1008PS-103 | 10 | 0.78 | 0.920 | 2.8 |

## Output Capacitor Selection

Use low ESR (equivalent series resistance) capacitors at the outputto minimize the output ripple voltage. Multilayer ceramic capacitors are an excellent choice, as they have an extremely low ESR and are available in very small packages. X7R dielectrics are preferred, followed by X5R, as these materials retain their capacitance over wide voltage and temperature ranges. A $10 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F}$ output capacitor is sufficient for most LT1943 applications. Even less capacitance is required for outputs with $\left|V_{\text {Out }}\right|>20 \mathrm{~V}$ or $\left|{ }_{\text {OUT }}\right|<100 \mathrm{~mA}$. Solid tantalum or OS-CON capacitors will also work, but they will occupy more board area and will have a higher ESR than a ceramic capacitor. Always use a capacitor with a sufficient voltage rating.

## Diode Selection

A Schottky diode is recommended for use with the LT1943 switcher 2 and switcher 4 . The Schottky diode for switcher 3 is integrated inside the LT1943. Choose diodes for switcher 2 and switcher 4 rated to handle an average current greater than the load current and rated to handle the maximum diode voltage. The average diode current in the step-up, SEPIC, and inverting configurations is equal to the load current. Each of the two diodes in the charge pump configurations carries an average diode current equal to the load current. The maximum diode voltage in the step-up and charge pump configurations is equal to |Vout|. The maximum diode voltage in the SEPIC and inverting configurations is $\mathrm{V}_{\text {IN }}+\left|\mathrm{V}_{\text {out }}\right|$.

## Input Capacitor Selection

Bypass the input of the LT1943 circuit with a $4.7 \mu \mathrm{~F}$ or higher ceramic capacitor of X7R or X5R type. Alowervalue or a less expensive Y 5 V type will work if there is additional bypassing provided by bulkelectrolytic capacitors or if the input source impedance is low. The following paragraphs describe the input capacitor considerations in more detail.
Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT1943 input and to force this switching current into a tight local loop, minimizing EMI. The input capacitor

## operation

must have low impedance at the switching frequency to do this effectively and it must have an adequate ripple current rating. The input capacitor RMS current can be calculated from the step-down output voltage and current, and the input voltage:

$$
\mathrm{C}_{\text {INRMS }}=\mathrm{I}_{\text {OUT }} \cdot \frac{\sqrt{V_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}}{\mathrm{V}_{\text {IN }}}<\frac{I_{\text {OUT }}}{2}
$$

and is largest when $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$ ( $50 \%$ duty cycle). The ripple current contribution from the other channels will be minimal. Considering that the maximum load current from switcher 1 is $\sim 2.8 \mathrm{~A}$, RMS ripple current will always be less than 1.4A.

The high frequency of the LT1943 reduces the energy storage requirements of the input capacitor, so that the capacitance required is less than $10 \mu \mathrm{~F}$. The combination of small size and low impedance (low equivalent series resistance or ESR) of ceramic capacitors makes them the preferred choice. The low ESR results in very low voltage ripple. Ceramic capacitors can handle larger magnitudes of ripple current than other capacitor types of the same value. Use X5R and X7R types.
An alternative to a high value ceramic capacitor is a lower value along with a larger electrolytic capacitor, for example a $1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a low ESR tantalum capacitor. For the electrolytic capacitor, a value larger than $10 \mu \mathrm{~F}$ will be required to meet the ESR and ripple current requirements. Because the input capacitor is likely to see high surge currents when the input source is applied, only consider a tantalum capacitor if it has the appropriate surge current rating. The manufacturer may also recommend operation below the rated voltage of the capacitor. Be sure to place the $1 \mu \mathrm{~F}$ ceramic as close as possible to the $\mathrm{V}_{\text {IN }}$ and GND pins on the IC for optimal noise immunity.
A final caution is in order regarding the use of ceramic capacitors at the input. A ceramic input capacitor can combine with stray inductance to form a resonant tank circuit. If power is applied quickly (for example by plugging the circuit into a live power source), this tank can ring, doubling the input voltage and damaging the LT1943. The
solution is to either clamp the input voltage or dampen the tank circuit by adding a lossy capacitor (an electrolytic) in parallel with the ceramic capacitor. For details, see Application Note 88.

## Soft-Start and Shutdown

The RUN/SS (Run/Soft-Start) pin is used to place the switching regulators and the internal bias circuits in shutdown mode. It also provides a soft-start function, along with SS-234. If the RUN/SS is pulled to ground, the LT1943 enters its shutdown mode with all regulators off and quiescent current reduced to $\sim 35 \mu \mathrm{~A}$. An internal $1.7 \mu \mathrm{~A}$ current source pulls up on the RUN/SS and SS-234 pins. If the RUN/SS pin reaches $\sim 0.8 \mathrm{~V}$, the internal bias circuits start and the quiescent currents increase to their nominal levels.

If a capacitor is tied from the RUN/SS or SS-234 pins to ground, then the internal pull-up current will generate a voltage ramp on these pins. This voltage clamps the $\mathrm{V}_{\mathrm{C}}$ pin, limiting the peak switch current and therefore input current during start-up. The RUN/SS pin clamps $\mathrm{V}_{\mathrm{C} 1}$, and the SS-234 pin clamps the $V_{C 2}, V_{C 3}$, and $V_{C 4}$ pins. A good value for the soft-start capacitors is $\mathrm{C}_{0 u T} / 10,000$, where $\mathrm{C}_{\text {OUT }}$ is the value of the largest output capacitor.

To shut down SW2, SW3, and SW4, pull the SS-234 pin to ground with an open drain or collector.

If the shutdown and soft-start features are not used, leave the RUN/SS and SS-234 pins floating.

## $V_{0 N}$ Pin Considerations

The $\mathrm{V}_{\text {ON }}$ pin is the delayed output for switching regulator 3. When the $\mathrm{C}_{T}$ pin reaches 1.1 V , the output disconnect PNP turns on, connecting $\mathrm{V}_{\text {ON }}$ to E 3 . The $\mathrm{V}_{\text {ON }}$ pin is current limited, and will protect the LT1943 and input source from a shorted output. However, if the $\mathrm{V}_{\mathrm{ON}}$ pin is charged to a high output voltage, and then shorted to ground through a long wire, unpredictable results can occur. The resonant tank circuit created by the inductance of the long wire and the capacitance at the $\mathrm{V}_{\text {ON }}$ pin can ring the $\mathrm{V}_{\text {ON }}$ pin several volts below ground. This can lead to large and potentially damaging currents internal to the LT1943. If the $\mathrm{V}_{\mathrm{ON}}$ output may be shorted after being fully charged, there

## OPERATION

should be $5 \Omega$ of resistance between the $\mathrm{V}_{\text {ON }}$ pin and its connection to the load, as shown on Figure 3. The resistance will damp resonant tank circuit created by the output short. As the transient on the $\mathrm{V}_{\text {ON }}$ pin during a short-circuit condition will be highly dependent on the layout and the type of short, be sure to test the short condition and examine the voltage at the $\mathrm{V}_{\text {ON }}$ pin to check that it does not swing below ground.


Figure 3. Transient Short Protection for $\mathrm{V}_{\mathrm{ON}}$ Pin

## Printed Circuit Board Layout

For proper operation and minimum EMI, care must be taken during printed circuit board (PCB) layout. Figure 4 shows the high-current paths in the step down regulator circuit. Note that in the step-down regulators, large, switched currents flow in the power switch, the catch diode, and the input capacitor. In the step-up regulators, large, switched currents flow through the power switch, the switching diode, and the output capacitor. In SEPIC
and inverting regulators, the switched currentsflow through the power switch, the switching diode, and the tank capacitor. The loop formed by the components in the switched current path should be as small as possible. Place these components, along with the inductor and output capacitor, on the same side of the circuit board, and connect them on that layer. Place alocal, unbroken ground plane below these components, and tie this ground plane to system ground at one location, ideally at the ground terminal of the output capacitor C2. Additionally, keep the SW and BOOST nodes as small as possible.

## Thermal Considerations

The PCB must provide heat sinking to keep the LT1943 cool. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to other copper layers below with thermal vias; these layers will spread the heat dissipated by the LT1943. Place additional vias near the catch diodes. Adding more copper to the top and bottom layers and tying this copper to the internal planes with vias can reduce thermal resistance further. With these steps, the thermal resistance from die (or junction) to ambient can be reduced to $\theta_{\mathrm{JA}}=25^{\circ} \mathrm{C}$ or less. With 100LFPM airflow, this resistance can fall by another $25 \%$. Further increases in airflow will lead to lower thermal resistance.

(a)

(b)


Figure 4. Subtracting the Current when the Switch is ON (a) From the Current when the Switch is OFF (b) Reveals the Path of the High Frequency Switching Current (c) Keep this Loop Small. The Voltage on the SW and BOOST Nodes will also be Switched; Keep these Nodes as Small as Possible. Finally, Make Sure the Circuit is Shielded with a Local Ground Plane

## operation



Figure 5. Top Side PCB Layout

## TYPICAL APPLICATIONS

8V to 20V Input, Quad Output TFT-LCD Power Supply


## PACKAGE DESCRIPTION

## FE Package

28-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1663)
Exposed Pad Variation EB


## TYPICAL APPLICATION

5V Input, Quad Output TFT-LCD Power Supply


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1615/LT1615-1 | $300 \mathrm{~mA} / 80 \mathrm{~mA}$ (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converters | $\mathrm{V}_{\text {IN: }}: 1.2 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{ID}}:<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ Package |
| LT1940 | Dual Output 1.4A (IOUT), Constant 1.1MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }} 1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 2.5 \mathrm{~mA}, \mathrm{IsD}:<1 \mu \mathrm{~A}$, TSSOP-16E Package |
| LT1944/LT1944-1 | Dual Output 350mA (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 1.2 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{sd}}:<1 \mu \mathrm{~A}$, MS Package |
| LT1945 | Dual Output, Pos/Neg, 350mA (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\mathrm{IN}}: 1.2 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~V}_{\text {OUT (MAX) }}: \pm 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, MS Package |
| LT1946/LT1946A | $1.5 \mathrm{~mA}\left(\mathrm{I}_{\mathrm{sw}}\right), 1.2 \mathrm{MHz} / 2.7 \mathrm{MHz}$, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\mathrm{IN}}: 2.75 \mathrm{~V}$ to $16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, MS Package |
| LT1947 | 1.1A, 3MHz, TFT-LCD Triple Output Switching Regulator | $\mathrm{V}_{\mathrm{IN}}: 2.7 \mathrm{~V}$ to $8 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 9.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, MS Package |
| LT3464 | 85mA (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converter with Integrated Schottky and Output Disconnect PNP | $\mathrm{V}_{\mathrm{IN}}: 2.3 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 25 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}:<0.5 \mu \mathrm{~A}$, ThinSOT Package |

ThinSOT is a trademark of Linear Technology Corporation.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+

