LT3510

# Monolithic Dual Tracking 2A Step-Down Switching Regulator 

## feATURES

- Wide Input Range: 3.1V to 25V
- Two Switching Regulators with 2A Output Capability
- Independent Supply to Each Regulator
- Adjustable/Synchronizable Fixed Frequency Operation from 250 kHz to 1.5 MHz
- Antiphase Switching
- Outputs Can be Paralleled
- Independent, Sequential, Ratiometric or Absolute Tracking Between Outputs
- Independent Soft-Start and Power Good Pins
- Enhanced Short-Circuit Protection
- Low Dropout: 95\% Maximum Duty Cycle
- Low Shutdown Current: < $10 \mu \mathrm{~A}$
- 20-Lead TSSOP Package with Exposed Leadframe


## APPLICATIOOS

- DSP Power Supplies
- Disc Drives
- DSL/Cable Modems
- Wall Transformer Regulation
- Distributed Power Regulation
- PCI Cards


## DESCRIPTIOn

The LT®3510 is a dual current mode PWM step-down DC/DC converter with two internal 2.5 A switches. Independent input voltage, feedback, soft-start and power good pins for each channel simplify complex power supply tracking/sequencing requirements.
Both converters are synchronized to either a common external clock input or a resistor programmable fixed 250 kHz to 1.5 MHz internal oscillator. At all frequencies, a $180^{\circ}$ phase relationship between channels is maintained, reducing voltage ripple and componentsize. Programmable frequency allows for optimization between efficiency and external component size.
Minimum input-to-output voltage ratios are improved by allowing the switch to stay on through multiple clock cycles, only switching off when the boost capacitor needs recharging, resulting in $\sim 95 \%$ maximum duty cycle.
Each output can be independently disabled using its own soft-start pin, or by using the SHDN pin the entire part can be placed in a low quiescent current shutdown mode.
The LT3510 is available in a 20 -lead TSSOP package with exposed leadframe for low thermal resistance.

TYPICAL APPLICATION
3.3V and 1.8V Dual 2A Step-Down Converter with Output Tracking


Efficiency

ABSOLUTE MAXIMUM RATIOGS
(Note 1)
$V_{\text {IN1/2 }}$, SHDN, PG1/2 ..... $25 \mathrm{~V} /-0.3 \mathrm{~V}$
SW1/2 ..... $V_{\text {IN } 1 / 2}$
BST1/2 ..... $35 \mathrm{~V} /-0.3 \mathrm{~V}$
BST1/2 Pins Above SW1/2. ..... 25V
IND1/2 ..... $\pm 4 \mathrm{~A}$
VouT1/2 ..... $\mathrm{V}_{\mathrm{IN} 1 / 2} /-0.3 \mathrm{~V}$
FB1/2, SS1/2, RT/SYNC. ..... 5.5 V
$V_{C 1 / 2}$ ..... $\pm 1 \mathrm{~mA}$
Operating Junction Temperature Range LT3510EFE (Notes 2, 8) ..... 8)LT3510IFE (Notes 2, 8)$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $300^{\circ} \mathrm{C}$
PIn COnfiGURATIOn


## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3510EFE\#PBF | LT3510EFE\#TRPBF | LT3510FE | $20-$ Lead TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3510IFE\#PBF | LT3510IFE\#TRPBF | LT3510FE | $20-$ Lead TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LT3510EFE | LT3510EFE\#TR | LT3510FE | $20-$ Lead TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3510IFE | LT3510IFE\#TR | LT3510FE | $20-$ Lead TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRAPLCHPRACTERISTCS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{VIN1/2}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=$ open, $\mathrm{V}_{\mathrm{RT} / \mathrm{SYNC}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{VOUT} 1 / 2}=$ open, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHDN Threshold | $V_{\text {OUT } 1 / 2}=0 \mathrm{~V}, \mathrm{R}_{T} / \mathrm{SYNC}=133 \mathrm{k}$ | $\bullet$ | 1.23 | 1.28 | 1.37 | V |
| SHDN Input Current | $\begin{aligned} & V_{\text {SHDN }}=1.375 \mathrm{~V} \\ & V_{\text {SHDN }}=1.225 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 2 \end{aligned}$ | $\begin{gathered} 10 \\ 3 \end{gathered}$ | $\begin{gathered} 13 \\ 5 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Minimum Input Voltage Ch 1 (Note 3) | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{VOUT} 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {IND } 1 / 2}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{T}} / \mathrm{SYNC}=133 \mathrm{k}$ |  |  | 2.8 | 3 | V |
| Minimum Input Voltage Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{VOUT} 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {INDI } 1 / 2}=0 \mathrm{~V}$ |  |  | 2.8 | 3 | V |
| Supply Shutdown Current Ch 1 | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ | $\bullet$ |  | 9 | 30 | $\mu \mathrm{A}$ |
| Supply Shutdown Current Ch 2 | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ |  |  | 0 | 5 | $\mu \mathrm{A}$ |
| Supply Quiescent Current Ch 1 | $\mathrm{V}_{\text {FB1/2 }}=0.9 \mathrm{~V}$ |  |  | 3.5 | 5 | mA |
| Supply Quiescent Current Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.9 \mathrm{~V}$ |  |  | 200 | 500 | $\mu \mathrm{A}$ |
| Feedback Voltage Ch 1/2 | $V_{V C 1 / 2}=1 \mathrm{~V}$ | $\bullet$ | 0.784 | 0.8 | 0.816 | V |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{VIN} 1 / 2}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=$ open, $\mathrm{V}_{\mathrm{RT} / \mathrm{SYNC}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{Vout} 1 / 2}=$ open, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage Line Regulation | $\mathrm{V}_{\mathrm{VIN1/2}}=3 \mathrm{~V}$ to 25V | $\bullet$ | -1 | 0 | 1 | \% |
| Feedback Voltage Offset Ch 1 to Ch 2 | $V_{V C 1 / 2}=1 \mathrm{~V}$ | $\bullet$ | -16 | 0 | 16 | mV |
| Feedback Bias Current Ch 1/Ch 2 | $V_{F B 1 / 2}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{VC} 1 / 2}=1 \mathrm{~V}$ | $\bullet$ | -200 | 75 | 200 | nA |
| Error Amplifier $\mathrm{gm}_{\mathrm{m}}$ Ch 1/Ch 2 | $V_{V C 1 / 2}=1 \mathrm{~V}, \mathrm{IVC} 1 / 2= \pm 5 \mu \mathrm{~A}$ | $\bullet$ | 150 | 275 | 450 | $\mu \mathrm{mho}$ |
| Error Amplifier Gain Ch 1/Ch 2 |  |  |  | 1000 |  | V/V |
| Error Amplifier to Switch Gain Ch 1/Ch 2 |  |  |  | 2.2 |  | A/V |
| Error Amplifier Source Current Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{VC} 1 / 2}=1 \mathrm{~V}$ |  | 10 | 15 | 25 | $\mu \mathrm{A}$ |
| Error Amplifier Sink Current Ch 1/Ch 2 | $V_{\text {FB1/2 }}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{VC} 1 / 2}=1 \mathrm{~V}$ |  | 15 | 20 | 30 | $\mu \mathrm{A}$ |
| Error Amplifier High Clamp Ch 1/Ch 2 | $V_{\text {FB1/2 }}=0.7 \mathrm{~V}$ |  | 1.75 | 2.0 | 2.25 | V |
| Error Amplifier Switching Threshold Ch 1/Ch 2 | $\mathrm{V}_{\text {OUT } 1 / 2}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{T}} / \mathrm{SYNC}=133 \mathrm{k}$ |  | 0.5 | 0.7 | 1.0 | V |
| Soft-Start Source Current Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 1 / 2}=0.4 \mathrm{~V}$ | $\bullet$ | 2 | 3 | 4.2 | $\mu \mathrm{A}$ |
| Soft-Start $\mathrm{V}_{\text {OH }}$ Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.9 \mathrm{~V}$ |  | 1.9 | 2 | 2.4 | V |
| Soft-Start Sink Current Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{S S 1 / 2}=1 \mathrm{~V}$ |  | 200 | 600 | 1000 | $\mu \mathrm{A}$ |
| Soft-Start V ${ }_{\text {OL }}$ Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}$ |  | 50 | 80 | 125 | mV |
| Soft-Start to Feedback Offset Ch 1/Ch 2 | $V_{V C 1 / 2}=1 \mathrm{~V}, \mathrm{~V}_{S S 1 / 2}=0.4 \mathrm{~V}$ | $\bullet$ | -16 | 0 | 16 | mV |
| Soft-Start Sink Current Ch 1/Ch 2 POR | $\mathrm{V}_{S S 1 / 2}=0.4 \mathrm{~V}$ (Note 4), $\mathrm{V}_{\mathrm{VC}}=1 \mathrm{~V}$ |  | 0.5 | 1.5 | 2 | mA |
| Soft-Start POR Threshold Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}$ (Note 4) |  | 55 | 80 | 105 | mV |
| Soft-Start Switching Threshold Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}$ |  | 30 | 50 | 70 | mV |
| Power Good Leakage Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{PG} 1 / 2}=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{VIN} 1 / 2}=25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  |  | 0 | 1 | $\mu \mathrm{A}$ |
| Power Good Threshold Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}$ Rising, PG1/2 $=20 \mathrm{k}$ to 5 V | $\bullet$ | 87 | 90 | 93 | \% |
| Power Good Hysteresis Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}$ Falling, $\mathrm{PG} 1 / 2=20 \mathrm{k}$ to 5 V |  | 20 | 30 | 50 | mV |
| Power Good Sink Current Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.65 \mathrm{~V}, \mathrm{~V}_{\mathrm{PG} 1 / 2}=0.4 \mathrm{~V}$ |  | 400 | 800 | 1200 | $\mu \mathrm{A}$ |
| Power Good Shutdown Sink Current Ch 1/Ch 2 | $\mathrm{V}_{\mathrm{VIN} 1 / 2}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PG} 1 / 2}=0.4 \mathrm{~V}$ |  | 10 | 50 | 100 | $\mu \mathrm{A}$ |
| RT/SYNC Reference Voltage | $\mathrm{V}_{\mathrm{FB} 1 / 2}=0.9 \mathrm{~V}, \mathrm{I}_{\mathrm{RT} / \text { SYNC }}=-40 \mu \mathrm{~A}$ |  | 0.93 | 0.975 | 1 | V |
| Switching Frequency | $\begin{aligned} & \mathrm{R}_{T} / \mathrm{SYNC}=133 \mathrm{k}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=\mathrm{V}_{\mathrm{SW}}+3 \mathrm{~V} \\ & \mathrm{R}_{T} / \mathrm{SYNC}=15.4 \mathrm{k}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=\mathrm{V}_{S W}+3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 200 \\ 1.2 \end{gathered}$ | $\begin{gathered} \hline 250 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 300 \\ & 1.8 \end{aligned}$ | $\begin{array}{r} \mathrm{kHz} \\ \mathrm{MHz} \end{array}$ |
| Switching Phase Angle Ch A to Ch B | $\mathrm{R}_{T} / \mathrm{SYNC}=133 \mathrm{k}, \mathrm{V}_{\mathrm{FB} 1 / 2}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=\mathrm{V}_{\mathrm{SW}}+3 \mathrm{~V}$ |  | 120 | 180 | 210 | Deg |
| Minimum Boost for 100\% Duty Cycle Ch 1/Ch 2 | $\mathrm{V}_{\text {FB } 1 / 2}=0.7 \mathrm{~V}, \mathrm{I}_{\text {RT/SYNC }}=-35 \mu \mathrm{~A}$ ( Note 5) , $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 1.7 | 2 | V |
| SYNC Frequency Range | $\mathrm{V}_{\text {BST1/2 }}=\mathrm{V}_{S W}+3 \mathrm{~V}$ |  | 250 |  | 1500 | kHz |
| SYNC Switching Phase Angle Ch A to Ch B | SYNC $=250 \mathrm{kHz}, \mathrm{V}_{\mathrm{BST1} / 2}=\mathrm{V}_{\text {SW }}+3 \mathrm{~V}$ |  | 120 | 180 | 210 | Deg |
| IND + V ${ }_{\text {OUT }}$ Current Ch 1/Ch 2 | $\begin{aligned} & V_{\text {VOUT } 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0.9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{VOUT} 1 / 2}=5 \mathrm{~V} \end{aligned}$ |  | 40 | $\begin{gathered} 70 \\ 0 \end{gathered}$ | $\begin{gathered} 100 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IND to $\mathrm{V}_{\text {OUT }}$ Maximum Current Ch 1/Ch 2 | $\mathrm{V}_{\text {Vout } 1 / 2}=0.5 \mathrm{~V}$ (Note 6), $\mathrm{V}_{\text {FB1/2 }}=0.7 \mathrm{~V}, \mathrm{~V}_{\text {BST1/2 }}=20 \mathrm{~V}$ <br> $V_{\text {Vout } 1 / 2}=5 \mathrm{~V}$ (Note 6), $\mathrm{R}_{T} /$ SYNC $=133 \mathrm{~K}, \mathrm{~V}_{\text {BST1/2 }}=20 \mathrm{~V}$ |  | $\begin{gathered} 2.25 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 2.8 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | A |
| Switch Leakage Current Ch 1/Ch 2 | $\mathrm{V}_{\text {SW } 1 / 2}=0 \mathrm{~V}, \mathrm{~V}_{\text {VIN } 1 / 2}=25 \mathrm{~V}$ | $\bullet$ |  | 0 | 50 | $\mu \mathrm{A}$ |
| Switch Saturation Voltage Ch 1/Ch 2 | $\mathrm{I}_{\mathrm{SW} 1 / 2}=2 \mathrm{~A}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0.7 \mathrm{~V}$ | $\bullet$ |  | 250 | 400 | mV |
| Boost Current Ch 1/Ch 2 | $\mathrm{I}_{\mathrm{SW} 1 / 2}=2 \mathrm{~A}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1 / 2}=0.7 \mathrm{~V}$ |  | 25 | 50 | 100 | mA |
| Minimum Boost Voltage Ch 1/Ch 2 | $\mathrm{I}_{\text {SW } 1 / 2}=2 \mathrm{~A}, \mathrm{~V}_{\mathrm{BST} 1 / 2}=20 \mathrm{~V}, \mathrm{~V}_{\text {FB } 1 / 2}=0.7 \mathrm{~V}$ (Note 7) |  |  | 1.4 | 2.5 | V |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT3510EFE is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The

## ELECTRICAL CHARACTERISTICS

LT3510IFE is guaranteed and tested over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range.
Note 3: Minimum input voltage is defined as the voltage where internal bias lines are regulated so that the reference voltage and oscillator remain constant. Actual minimum input voltage to maintain a regulated output will depend upon output voltage and load current. See Applications Information.
Note 4: An internal power-on reset (POR) latch is set on the positive transition of the SHDN pin through its threshold. The output of the latch activates current sources on each SS pin which typically sink 1.5 mA , discharging the SS capacitor. The latch is reset when both SS pins are driven below the soft-start POR threshold or the SHDN pin is taken below its threshold.

Note 5: To enhance dropout operation, the output switch will be turned off for the minimum off time only when the voltage across the boost capacitor drops below the minimum boost for $100 \%$ duty cycle threshold.
Note 6: The IND to $V_{\text {OUT }}$ maximum current is defined as the value of current flowing from the IND pin to the $\mathrm{V}_{\text {OUT }}$ pin which resets the switch latch when the $\mathrm{V}_{\mathrm{C}}$ pin is at its high clamp.
Note 7: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the internal power switch.
Note 8: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## TYPICAL PERFORMANCE CHARACTERISTICS



3510 G02

## Shutdown Quiescent Current

 vs Temperature

3510 G05
$\mathrm{R}_{\mathbf{T}} /$ SYNC Voltage vs Temperature


Soft-Start Source Current vs Temperature


Shutdown Threshold and Minimum Input Voltage vs Temperature


IND to $\mathrm{V}_{\text {OUt }}$ Maximum Current vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS



## LT3510

## TYPICAL PERFORMANCE CHARACTERISTICS



3510 G17


3510 G21


3510 G24

Frequency and Phase vs $\mathrm{R}_{\mathrm{T}} / \mathrm{SYNC}$ Pin Resistance


3510 G18


Minimum Input Voltage vs Load Current


Switch Saturation Voltage vs Switch Current


3510 G19


## Minimum Input Voltage

 vs Load Current

## TYPICAL PERFORMANCE CHARACTERISTICS




Inductor Value vs Frequency for 2A Maximum Load Current


## PIn functions

$\mathrm{V}_{\text {IN1 }}$ (Pin 1): The $\mathrm{V}_{\text {IN1 }}$ pin powers the internal control circuitry for both channels and is monitored by the undervoltage lockout comparator. The $\mathrm{V}_{\text {IN1 }}$ pin is also connected to the collector of channel 1's on-chip power NPN switch. The $\mathrm{V}_{\text {IN } 1}$ pin has high dl/dt edges and must be decoupled to ground close to the pin of the device.
SW1/SW2 (Pins 2, 9): The SW pin is the emitter of the onchip power NPN. At switch off, the inductor will drive this pin below ground with a high dV/dt. An external Schottky catch diode to ground, close to the SW pin and respective $V_{\text {IN }}$ decoupling capacitor's ground, must be used to prevent this pin from excessive negative voltages.

IND1/IND2 (Pins 3, 8): The IND pin is the input to the on-chip sense resistor that measures current flowing in the inductor. When the current in the resistor exceeds the current dictated by the $V_{C}$ pin, the SW latch is held in reset, disabling the output switch. Bias current flows out of the IND pin when IND is less than 1.6 V .
$V_{\text {OUT1 }} / V_{\text {OUT2 }}$ (Pins 4,7 ): The $V_{\text {OUT }}$ pin is the output to the on-chip sense resistor that measures current flowing in the inductor. When the current in the resistor exceeds the current dictated by the $\mathrm{V}_{\mathrm{C}}$ pin, the SW latch is held in reset, disabling the output switch. Bias current flows out of the $\mathrm{V}_{\text {OUT }}$ pin when $\mathrm{V}_{\text {OUT }}$ is less than 1.6 V .
PG1/PG2 (Pins 5, 6): The power good pin is an open-collector output that sinks current when the feedback falls below $90 \%$ of its nominal regulating voltage. For $\mathrm{V}_{\text {IN1 }}$ above 1 V , its output state remains true, although during shutdown, $\mathrm{V}_{\text {IN1 }}$ undervoltage lockout or thermal shutdown, its current sink capability is reduced. The PG pins can be left open circuit or tied together to form a single power good signal.
$\mathrm{V}_{\text {IN2 }}$ (Pin 10): The $\mathrm{V}_{\text {IN2 }}$ pin is the collector of channel 2's on-chip power NPN switch. This pin is independent of $\mathrm{V}_{\text {IN1 }}$ and may be connected to the same or a separate supply. In either case, high dI/dt edges are present and decoupling to ground must be used close to this pin.

SS1/SS2 (Pins 19, 12): The SS1/2 pins control the softstart and sequence of their respective outputs. A single capacitor from the SS pin to ground determines the outpt ramp rate. For soft-start and output tracking/sequencing details, see the Applications Information section.
$V_{C 1} V_{C 2}$ (Pins 18, 13): The $V_{C}$ pin is the output of the error amplifier and the input to the peak switch current comparator. It is normally used for frequency compensation, but can also be used as a current clamp or control loop override. If the error amplifier drives $\mathrm{V}_{\mathrm{C}}$ above the maximum switch current level, a voltage clamp activates. This indicates that the output is overloaded and current is pulled from the SS pin, reducing the regulation point.

FB1/FB2 (Pins 17, 14): The FB pin is the negative input to the error amplifier. The output switches regulate this pin to 0.8 V , with respect to the exposed ground pad. Bias current flows out of the FB pin.

SHDN (Pin 15): The shutdown pin is used to turn off both channels and control circuitry to reduce quiescent current to a typical value of $9 \mu \mathrm{~A}$. The accurate 1.28 V threshold and input current hysteresis can be used as an undervoltage lockout, preventing the regulator from operating until the input voltage has reached a predetermined level. Force the SHDN pin above its threshold or let it float for normal operation.
$\mathbf{R}_{\top} /$ SYNC (Pin 16): This $R_{\top} /$ SYNC pin provides two modes of setting the constant switch frequency.
Connecting a resistor from the $\mathrm{R}_{T} /$ SYNC pin to ground will set the $R_{T} /$ SYNC pin to a typical value of 0.975 V . The resultant switching frequency will be set by the resistor value. The minimum value of 15.4 k and maximum value of 133 k sets the switching frequency to 1.5 MHz and 250 kHz respectively.
Driving the $\mathrm{R}_{\top} /$ SYNC pin with an external clock signal will synchronize the switch to the applied frequency. Synchronization occurs on the rising edge of the clock signal after

## PIn fUnCTIOnS

the clock signal is detected, with switch 1 in phase with the synchronization signal. Each rising clock edge initiates an oscillator ramp reset. A gain control loop servos the oscillator charging current to maintain a constant oscillator amplitude. Hence, the slope compensation and channel phase relationship remain unchanged. If the clock signal is removed, the oscillator reverts to resistor mode and reapplies the 0.975 V bias to the $\mathrm{R}_{\top} /$ SYNC pin after the synchronization detection circuitry times out. The clock source impedance should be set such that the current out of the $\mathrm{R}_{\top} /$ SYNC pin in resistor mode generates a frequency roughly equivalent to the synchronization frequency.

BST1/BST2 (Pins 20, 11): The BST pin provides a higher than $V_{I N}$ base drive to the power NPN to ensure a low switch drop. A comparator to $\mathrm{V}_{\text {IN }}$ imposes a minimum off time on the SW pin if the BST pin voltage drops too low. Forcing a SW off time allows the boost capacitor to recharge.
Exposed Pad (Pin 21): GND. The Exposed Pad GND pin is the only ground connection for the device. The Exposed Pad should be soldered to a large copper area to reduce thermal resistance. The GND pin is common to both channels and also serves as small-signal ground. For ideal operation all small-signal ground paths should connect to the GND pin at a single point, avoiding any high current ground returns.

BLOCK DIAGRAM


Figure 1. Block Diagram (One of Two Switching Regulators Shown)

## APPLICATIONS INFORMATION

The LT3510 is dual channel, constant frequency, current mode buck converter with internal 2A switches. Each channel is identical with a common shutdown pin, internal regulator, oscillator, undervoltage detect, thermal shutdown and power-on reset.

If the SHDN pin is taken below its 1.28 V threshold the LT3510 will be placed in a low quiescent current mode. In this mode the LT3510 typically draws $9 \mu \mathrm{~A}$ from $\mathrm{V}_{\text {IN1 }}$ and $<1 \mu A$ from $\mathrm{V}_{\text {IN2 }}$. In shutdown mode the $P G$ is active with a typical sink capability of $50 \mu \mathrm{~A}$ for $\mathrm{V}_{\text {IN1 }}$ voltage greater than 2 V .

When the SHDN pin is opened or driven above 1.28 V , the internal bias circuits turn on generating an internal regulated voltage, $0.8 \mathrm{~V}_{\mathrm{FB}}, 0.975 \mathrm{~V} \mathrm{R}_{\top} / \mathrm{SYNC}$ references, and a POR signal which sets the soft-start latch.

As the $R_{T} /$ SYNC pin reaches its 0.975 V regulation point, the internal oscillator will start generating two clock signals $180^{\circ}$ out of phase for each regulator at a frequency determined by the resistor from the $\mathrm{R}_{\top} /$ SYNC pinto ground. Alternatively, if a synchronization signal is detected by the LT3510 at the $R_{T} /$ SYNC pin, clock signals $180^{\circ}$ out of phase

## APPLICATIONS InFORMATION

will be generated at the incoming frequency on the rising edge of the synchronization pulse with switch 1 in phase with the synchronization signal. In addition, the internal slope compensation will be automatically adjusted to prevent subharmonic oscillation during synchronization.
The two regulators are constant frequency, current mode step-down converters. Current mode regulators are controlled by an internal clock and two feedback loops that control the duty cycle of the power switch. In addition to the normal error amplifier, there is a current sense amplifier that monitors switch current on a cycle-by-cycle basis. This technique means that the error amplifier commands current to be delivered to the output rather than voltage. A voltage fed system will have low phase shift up to the resonant frequency of the inductor and output capacitor, then an abrupt $180^{\circ}$, shift will occur. The current fed system will have $90^{\circ}$ phase shift at a much lower frequency, but will not have the additional $90^{\circ}$ shift until well beyond the LC resonant frequency. This makes it much easier to frequency compensate the feedback loop and also gives much quicker transient response.
The Block Diagram in Figure 1 shows only one of the switching regulators whose operation will be discussed below. The additional regulator will operate in a similar manner with the exception that its clock will be $180^{\circ}$ out of phase with the other regulator.
When, during power up, the POR signal sets the soft-start latch, both SS pins will be discharged to ground to ensure proper start-up operation. When the SS pin voltage drops below 80 mV , the $\mathrm{V}_{\mathrm{C}}$ pin is driven low disabling switching and the soft-start latch is reset. Once the latch is reset the soft-start capacitor starts to charge with a typical value of $3.25 \mu \mathrm{~A}$.

As the voltage rises above 80 mV on the SS pin, the $\mathrm{V}_{C}$ pin will be driven high by the error amplifier. When the voltage on the $V_{C}$ pin exceeds 0.7 V , the clock set pulse sets the driver flip-flop which turns on the internal power NPN switch. This causes current from $\mathrm{V}_{\mathrm{IN}^{\prime}}$, through the NPN switch, inductor and internal sense resistor, to increase. When the voltage drop across the internal sense resistor exceeds a predetermined level set by the voltage on the $V_{C}$ pin, the flip-flop is reset and the internal NPN switch
is turned off. Once the switch is turned off the inductor will drive the voltage at the SW pin low until the external Schottky diode starts to conduct, decreasing the current in the inductor. The cycle is repeated with the start of each clock cycle. However, if the internal sense resistor voltage exceeds the predetermined level at the start of a clock cycle, the flip-flop will not be set resulting in a further decrease in inductor current. Since the output current is controlled by the $\mathrm{V}_{\mathrm{C}}$ voltage, output regulation is achieved by the error amplifier continually adjusting the $\mathrm{V}_{\mathrm{C}}$ pin voltage.
The error amplifier is a transconductance amplifier that compares the FB voltage to the lowest voltage present at either the SS pin or an internal 0.8 V reference. Compensation of the loop is easily achieved with a simple capacitor or series resistor/capacitor from the $V_{C}$ pin to ground.

Since the SS pin is driven by a constant current source, a single capacitor on the soft-start pin will generate controlled linear ramp on the output voltage.
If the current demanded by the output exceeds the maximum current dictated by the $\mathrm{V}_{\mathrm{C}}$ pin clamp, the SS pin will be discharged, lowering the regulation point until the output voltage can be supported by the maximum current. When overload is removed, the output will soft-start from the overload regulation point.
$\mathrm{V}_{\text {IN1 }}$ undervoltage detection or thermal shutdown will set the soft-start latch, resulting in a complete soft-start sequence.
The switch driver operates from either the $\mathrm{V}_{\text {IN }}$ or BST voltage. An external diode and capacitor are used to generate a drive voltage higher than $\mathrm{V}_{\text {IN }}$ to saturate the output NPN and maintain high efficiency. If the BST capacitor voltage is sufficient, the switch is allowed to operate to $100 \%$ duty cycle. If the boost capacitor discharges towards a level insufficient to drive the output NPN, a BST pin comparator forces a minimum cycle off time, allowing the boost capacitor to recharge.
A power good comparator with 30 mV of hysteresis trips at $90 \%$ of regulated output voltage. The PG output is an open-collector NPN that is off when the output is in regulation allowing a resistor to pull the PG pin to a desired voltage.

## APPLICATIONS INFORMATION

## Choosing the Output Voltage

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the 1\% resistors according to:

$$
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\mathrm{~V}_{0 U T}}{0.8 \mathrm{~V}}-1\right)
$$

R2 should be 10k or less to avoid bias current errors. Reference designators refer to the Block Diagram in Figure 1.

## Choosing the Switching Frequency

The LT3510 switching frequency is set by resistor R3 in Figure 1. The $\mathrm{R}_{\top} /$ SYNC pin is internally regulated at 0.975 V . Setting resistor R3 sets the current in the $R_{T} /$ SYNC pin which determines the oscillator frequency as illustrated in Figure 2.

The switching frequency is typically set as high as possible to reduce overall solution size. The LT3510 employs techniques to enhance dropout at high frequencies but efficiency and maximum input voltage decrease due to switching losses and minimum switch on times. The maximum recommended frequency can be approximated by the equation:

Frequency $(H z)=\frac{V_{O U T}+V_{D}}{V_{I N}-V_{S W}+V_{D}} \cdot \frac{1}{t_{O N(M I N)}}$
where $V_{D}$ is the forward voltage drop of the catch diode (D1 Figure 2), $\mathrm{V}_{S W}$ is the voltage drop of the internal switch, and $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ in the minimum on time of the switch, all at maximum load current.


Figure 2. Frequency and Phase vs $\mathrm{R}_{\mathrm{T}} / \mathrm{SYNC}$ Resistance
The following example along with the data in Table 1 illustrates the tradeoffs of switch frequency selection.
Example.
$\mathrm{V}_{\text {IN }}=25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=2.5 \mathrm{~A}$,
Temperature $=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
$\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=200 \mathrm{~ns}\left(85^{\circ} \mathrm{C}\right.$ from the Typical Performance
Characteristics graph), $\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0.4 \mathrm{~V}\left(85^{\circ} \mathrm{C}\right)$
Max Frequency $=\frac{3.3+0.6}{25-0.4+0.6} \cdot \frac{1}{200 \mathrm{e}-9} \sim 750 \mathrm{kHz}$
$\mathrm{R}_{\mathrm{T}} /$ SYNC ~ 42k (Figure 2)

## Input Voltage Range

Once the switching frequency has been determined, the input voltage range of the regulator can be determined. The minimum input voltage is determined by either the LT3510's minimum operating voltage of $\sim 2.8 \mathrm{~V}$, or by its

Table 1. Efficiency and Size Comparisons for Different $R_{\text {Rt/sync }}$ Values. 3.3V Output

| FREQUENCY | $\mathbf{R}_{\mathbf{T} / \text { /SYNC }}$ | EFFICIENCY <br> $\mathbf{V}_{\text {VIN } 1 / \mathbf{2}=12 V}$ | $\mathbf{V}_{\mathbf{V I N}_{(\text {MAX })}{ }^{\dagger}}$ | $\mathbf{L}^{*}$ | C $^{*}$ | L + C AREA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.2 MHz | 20.5 k | $79.0 \%$ | 16 | $1.5 \mu \mathrm{H}$ | $22 \mu \mathrm{~F}$ | $63 \mathrm{~mm}^{2}$ |
| 1.0 MHz | 26.7 k | $80.9 \%$ | 18 | $2.2 \mu \mathrm{H}$ | $47 \mu \mathrm{~F}$ | $66 \mathrm{~mm}^{2}$ |
| 750 kHz | 38.3 k | $81.2 \%$ | 22 | $3.3 \mu \mathrm{H}$ | $47 \mu \mathrm{~F}$ | $66 \mathrm{~mm}^{2}$ |
| 500 kHz | 61.9 k | $82.0 \%$ | 24 | $4.7 \mu \mathrm{H}$ | $47 \mu \mathrm{~F}$ | $66 \mathrm{~mm}^{2}$ |
| 250 kHz | 133 k | $83.9 \%$ | 24 | $10 \mu \mathrm{H}$ | $100 \mu \mathrm{~F}$ | $172 \mathrm{~mm}^{2}$ |

[^0]
## APPLICATIONS IOFORMATION

maximum duty cycle. The duty cycle is the fraction of time that the internal switch is on during a clock cycle. Unlike most fixed frequency regulators, the LT3510 will not switch off at the end of each clock cycle if there is sufficient voltage across the boost capacitor (C3 in Figure 1) to fully saturate the outputswitch. Forced switch off for a minimum time will only occur at the end of a clock cycle when the boost capacitor needs to be recharged. This operation has the same effect as lowering the clock frequency for a fixed off time, resulting in a higher duty cycle and lower minimum input voltage. The resultant duty cycle depends on the charging times of the boost capacitor and can be approximated by the following equation:

$$
D C_{M A X}=\frac{1}{1+\frac{1}{B}}
$$

where $B$ is $2 A$ divided by the typical boost current from the Electrical Characteristics.

This leads to a minimum input voltage of:

$$
V_{I N(M I N)}=\frac{V_{O U T}+V_{D}}{D C_{M A X}}-V_{D}+V_{S W}
$$

where $\mathrm{V}_{\mathrm{SW}}$ is the voltage drop of the internal switch.
Figure 3 shows a typical graph of minimum input voltage vs load current for the 3.3 V and 1.8 V application on the first page of this data sheet. The maximum input voltage is determined by the absolute maximum ratings of the $\mathrm{V}_{\text {IN }}$ and BST pins and by the frequency and minimum duty cycle. The minimum duty cycle is defined as :

$$
D C_{\text {MIN }}=\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \bullet \text { Frequency }
$$

Maximum input voltage as:

$$
V_{I N(M A X)}=\frac{V_{O U T}+V_{D}}{D C_{\text {MIN }}}-V_{D}+V_{S W}
$$

Note that the LT3510 will regulate if the input voltage is taken above the calculated maximum voltage as long as maximum ratings of the $\mathrm{V}_{\text {IN }}$ and BST pins are not violated. However operation in this region of inputvoltage will exhibit pulse skipping behavior.


3510 F03
Figure 3. Minimum Input Voltage vs Load Current
Example:
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$, Frequency $=1 \mathrm{MHz}$, Temperature $=25^{\circ} \mathrm{C}$
$\mathrm{V}_{\text {SW }}=0.1 \mathrm{~V}, \mathrm{~B}=40$ (from boost characteristics specification), $\mathrm{V}_{\mathrm{D}}=0.4 \mathrm{~V}, \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=200 \mathrm{~ns}$

$$
\begin{aligned}
& \mathrm{DC}_{\mathrm{MAX}}=\frac{1}{1+\frac{1}{40}}=98 \% \\
& \mathrm{~V}_{\operatorname{IN(MIN)}}=\frac{3.3+0.4}{0.98}-0.4+0.1=3.48 \mathrm{~V} \\
& D C_{\text {MIN }}=\mathrm{t}_{\mathrm{MIN}(O \mathrm{~N})} \bullet \mathrm{f}=0.200 \\
& \mathrm{~V}_{\text {IN(MAX })}=\frac{3.3+0.4}{0.200}-0.4+0.1=18.2 \mathrm{~V}
\end{aligned}
$$

## Inductor Selection and Maximum Output Current

A good first choice for the inductor value is:

$$
L=\frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right) \bullet V_{\text {OUT }}}{V_{\text {IN }} \bullet f}
$$

where $f$ is frequency in MHz and L is in $\mu \mathrm{H}$.
With this value the maximum load current will be $\sim 2 A$, independent of input voltage. The inductor's RMS current

## APPLICATIONS InFORMATION

rating must be greater than your maximum load current and its saturation current should be about $30 \%$ higher. To keep efficiency high, the series resistance (DCR) should be less than $0.05 \Omega$.

For applications with a duty cycle of about $50 \%$, the inductor value should be chosen to obtain an inductor ripple current less than $40 \%$ of peak switch current.

Of course, such a simple design guide will not always result in the optimum inductor for your application. A larger value provides a slightly higher maximum load current, and will reduce the output voltage ripple. If your load is lower than 2 A , then you can decrease the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency.

The current in the inductor is a triangle wave with an average value equal to the load current. The peak switch current is equal to the output current plus half the peak-topeak inductor ripple current. The LT3510 limits its switch current in order to protect itself and the system from overload faults. Therefore, the maximum output current that the LT3510 will deliver depends on the current limit, the inductor value, switch frequency, and the input and output voltages. The inductor is chosen based on output current requirements, output voltage ripple requirements, size restrictions and efficiency goals.
When the switch is off, the inductor sees the output voltage plus the catch diode drop. This gives the peak-to-peak ripple current in the inductor:

$$
\Delta_{\mathrm{L}}=\frac{(1-\mathrm{DC})\left(\mathrm{V}_{\text {OUT }}+V_{\mathrm{D}}\right)}{\mathrm{L} \bullet f}
$$

where $f$ is the switching frequency of the LT3510 and $L$ is the value of the inductor. The peak inductor and switch current is:

$$
\mathrm{I}_{\mathrm{SW}(\mathrm{PK})}=\mathrm{I}_{\mathrm{LPK}}=\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

To maintain output regulation, this peak current must be
less than the LT3510's switch current limit $\mathrm{I}_{\text {LIM. }}$ I $\mathrm{I}_{\text {LIM }}$ is 2.5A over the entire duty cycle range. The maximum output current is a function of the chosen inductor value:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LIM}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}=2.5-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

If the inductor value is chosen so that the ripple current is small, then the available output current will be near the switch current limit.

One approach to choosing the inductor is to start with the simple rule given above, look at the available inductors and choose one to meet cost or space goals. Then use these equations to check that the LT3510 will be able to deliver the required output current. Note again that these equations assume that the inductor current is continuous. Discontinuous operation occurs when Iout is less than I_/2 as calculated above.
Figure 4 illustrates the inductance value needed for a 3.3V output with a maximum load capability of 2 A . Referring to Figure 4, an inductor value between $3.3 \mu \mathrm{H}$ and $4.7 \mu \mathrm{H}$ will be sufficient for a 15 V input voltage and a switch frequency of 750 kHz . There are several graphs in the Typical Performance Characteristics section of this data sheet that show inductor selection as a function of input voltage and switch frequency for several popular output


3510 F04
Figure 4. Inductor Values for 2A Maximum Load Current vs Frequency and Input Voltage

## APPLICATIONS INFORMATION

voltages and output ripple currents. Also, low inductance may result in discontinuous mode operation, which is okay, but further reduces maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology Application Note 44. Finally, for duty cycles greater than $50 \%\left(V_{\text {OUT }} / V_{\text {IN }}\right.$ $>0.5$ ), there is a minimum inductance required to avoid subharmonic oscillations. See Application Note 19 for more information.

## Input Capacitor Selection

Bypass the inputs of the LT3510 circuit with a $4.7 \mu \mathrm{~F}$ or higher ceramic capacitor of X7R or X5R type. A lower value or a less expensive Y5V type can be used if there is additional bypassing provided by bulk electrolytic or tantalum capacitors. The following paragraphs describe the input capacitor considerations in more detail.
Step-down regulators draw current from the inputsupply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT3510 and to force this very high frequency switching current into a tight local loop, minimizing EMI. The input capacitor must have low impedance at the switching frequency to do this effectively, and it must have an adequate ripple current rating. With two switchers operating at the same frequency but with different phases and duty cycles, calculating the input capacitor RMS current is not simple. However, a conservative value is the RMS input current for the channel that is delivering most power $\left(\mathrm{V}_{\text {OUT }} \bullet \mathrm{I}_{\text {OUT }}\right)$. This is given by:

$$
\mathrm{I}_{\mathrm{CIN}(\mathrm{RMS})}=\frac{\mathrm{I}_{\text {OUT }} \sqrt{\mathrm{V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}}{V_{\text {IN }}}<\frac{\mathrm{I}_{\text {OUT }}}{2}
$$

and is largest when $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$ ( $50 \%$ duty cycle). As the second, lower power channel draws input current, the input capacitor's RMS current actually decreases as the out-of-phase current cancels the current drawn by the higher power channel. Considering that the maximum load current from a single channel is $\sim 2 A$, RMS ripple current will always be less than 1 A .

The frequency, $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ ratio, and maximum load current requirement of the LT3510 along with the input supply
source impedance, determine the energy storage requirements of the input capacitor. Determine the worst-case condition for input ripple current and then size the input capacitor such that it reduces input voltage ripple to an acceptable level. Typical values for input capacitors run from $10 \mu$ Fatlowfrequencies to $2.2 \mu$ Fathigher frequencies. The combination of small size and low impedance (low equivalent series resistance or ESR) of ceramic capacitors make them the preferred choice. The low ESR results in very low voltage ripple and the capacitors can handle plenty of ripple current. They are also comparatively robust and can be used in this application at their rated voltage. X5R and X7R types are stable over temperature and applied voltage, and give dependable service. Other types (Y5V and Z5U) have very large temperature and voltage coefficients of capacitance, so they may have only a small fraction of their nominal capacitance in your application. While they will still handle the RMS ripple current, the input voltage ripple may become fairly large, and the ripple current may end up flowing from your input supply or from other bypass capacitors in your system, as opposed to being fully sourced from the local input capacitor. An alternative to a high value ceramic capacitor is a lower value along with a larger electrolytic capacitor, for example a $1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a low ESR tantalum capacitor. For the electrolytic capacitor, a value larger than $10 \mu \mathrm{~F}$ will be required to meet the ESR and ripple current requirements. Because the input capacitor is likely to see high surge currents when the input source is applied, tantalum capacitors should be surge rated. The manufacturer may also recommend operation below the rated voltage of the capacitor. Be sure to place the $1 \mu \mathrm{~F}$ ceramic as close as possible to the $\mathrm{V}_{\text {IN }}$ and GND pins on the IC for optimal noise immunity.
When the LT3510's input supplies are operated at different input voltages, an input capacitor sized for that channel should be placed as close as possible to the respective $V_{\text {IN }}$ pins.
A final caution regarding the use of ceramic capacitors at the input. A ceramic input capacitor can combine with stray inductance to form a resonant tank circuit. If power is applied quickly (for example by plugging the circuit into a live power source) this tank can ring, doubling the

## APPLICATIONS InFORMATION

input voltage and damaging the LT3510. The solution is to either clamp the input voltage or dampen the tank circuit by adding a lossy capacitor in parallel with the ceramic capacitor. For details, see Application Note 88.

## Output Capacitor Selection

Typically step-down regulators are easily compensated with an output crossover frequency that is $1 / 10$ of the switching frequency. This means that the time that the output capacitor must supply the output load during a transient step is $\sim 2$ or 3 switching periods. With an allowable $5 \%$ drop in output voltage during the step, a good starting value for the output capacitor can be expressed by:

$$
\mathrm{C}_{\text {VOUT }}=\frac{\text { Max Load Step }}{\text { Frequency } \bullet 0.05 \cdot \mathrm{~V}_{\text {OUT }}}
$$

Example:
$V_{\text {OUT }}=3.3 \mathrm{~V}$, Frequency $=1 \mathrm{MHz}$, Max Load Step $=2 \mathrm{~A}$

$$
C_{\text {VOUT }}=\frac{2}{1 \mathrm{e} 6 \cdot 0.05 \cdot 3.3 \mathrm{~V}}=12 \mu \mathrm{~F}
$$

The calculated value is only a suggested starting value. Increase the value iftransient response needs improvement or reduce the capacitance if size is a priority.

The output capacitor filters the inductor current to generate an output with low voltage ripple. It also stores energy in order to satisfy transient loads and to stabilize the LT3510's control loop. The switching frequency of the LT3510 determines the value of output capacitance required. Also, the current mode control loop doesn't require the presence of output capacitor series resistance (ESR). For these reasons, you are free to use ceramic capacitors to achieve very low output ripple and small circuit size.
Estimate output ripple with the following equations:
$V_{\text {RIPPLE }}=\Delta_{\mathrm{L}} /\left(8 \mathrm{f} \mathrm{C}_{\text {OUT }}\right)$ for ceramic capacitors,
and
$V_{\text {RIPPLE }}=\Delta L_{\mathrm{L}}$ ESR for electrolytic capacitors (tantalum and aluminum)
where $\Delta \mathrm{I}_{\mathrm{L}}$ is the peak-to-peak ripple current in the inductor.

The RMS content of this ripple is very low, and the RMS current rating of the output capacitor is usually not of concern.

Another constraint on the output capacitor is that it must have greater energy storage than the inductor; if the stored energy in the inductor is transferred to the output, you would like the resulting voltage step to be small compared to the regulation voltage. For a 5\% overshoot, this requirement becomes:

$$
\mathrm{C}_{\text {OUT }}>10 \mathrm{~L}\left(\frac{\mathrm{I}_{\text {LIM }}}{\mathrm{V}_{\text {OUT }}}\right)^{2}
$$

Finally, there must beenough capacitance for good transient performance. The last equation gives a good starting point. Alternatively, you can start with one of the designs in this data sheet and experiment to get the desired performance. This topic is covered more thoroughly in the section on loop compensation.

The high performance (low ESR), small size and robustness of ceramic capacitors make them the preferred type for LT3510 applications. However, all ceramic capacitors are not the same. As mentioned above, many of the high value capacitors use poor dielectrics with high temperature and voltage coefficients. In particular, Y5V and Z5U types lose a large fraction of their capacitance with applied voltage and temperature extremes. Because the loop stability and transient response depend on the value of $\mathrm{C}_{\text {OUt }}$, you may not be able to tolerate this loss. Use X7R and X5R types. You can also use electrolytic capacitors. The ESRs of most aluminum electrolytics are too large to deliver low output ripple. Tantalum and newer, Iower ESR organic electrolytic capacitors intended for power supply use, are suitable and the manufacturers will specify the ESR. The choice of capacitor value will be based on the ESR required for low ripple. Because the volume of the capacitor determines its ESR, both the size and the value will be larger than a ceramic capacitor that would give you similar ripple performance. One benefit is that the larger capacitance may give better transient response for large changes in load current. Table 2 lists several capacitor vendors.

APPLICATIONS INFORMATION

Table 2

| VENDOR | TYPE | SERIES |
| :---: | :---: | :---: |
| Taiyo Yuden | Ceramic X5R, X7R |  |
| AVX | Ceramic X5R, X7R <br> Tantalum |  |
| Kemet | Tantalum | T491, T494, T495 |
|  | TA Organic | T520 |
|  | AL Organic | A700 |
| Sanyo | TA/AL Organic | POSCAP |
| Panasonic | AL Organic | SP CAP |
| TDK | Ceramic X5R, X7R |  |

## Catch Diode

The diode D1 conducts current only during switch off time. Use a Schottky diode to limit forward voltage drop to increase efficiency. The Schottky diode must have a peak reverse voltage that is equal to regulator input voltage and sized for average forward current in normal operation. Average forward current can be calculated from:

$$
I_{D(A V G)}=\frac{I_{\text {OUT }}}{V_{\text {IN }}} \cdot\left(V_{\text {IN }}-V_{\text {OUT }}\right)
$$

The only reason to consider a larger diode is the worstcase condition of a high input voltage and shorted output. With a shorted condition, diode current will increase to a typical value of 3A, determined by the peak switch current limit of the LT3510. This is safe for short periods of time, but it would be prudent to check with the diode manufacturer if continuous operation under these conditions can be tolerated.

## BST Pin Considerations

The capacitor and diode tied to the BST pin generate a voltage that is higher than the input voltage. In most cases a $0.47 \mu \mathrm{~F}$ capacitor and fast switching diode (such as the CMDSH-3 or FMMD914) will work well. Almost any type of film or ceramic capacitor is suitable, but the ESR should be $<1 \Omega$ to ensure it can be fully recharged during the off time of the switch. The capacitor value can be approximated by:

$$
\mathrm{C}_{\mathrm{BST}}=\frac{\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \bullet \mathrm{DC}}{\mathrm{~B} \bullet\left(\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\mathrm{BST}(\mathrm{MIN})}\right) \bullet \mathrm{f}}
$$

where $I_{\text {OUT(MAX) }}$ is the maximum load current, and $V_{\mathrm{BST}(\mathrm{MIN})}$ is the minimum boost voltage to fully saturate the switch.

Figure 5 shows four ways to arrange the boost circuit. The BST pin must be more than 1.4 V above the SW pin for full efficiency. Generally, for outputs of 3.3 V and higher the standard circuit (Figure 5a) is the best. For outputs between 2.8 V and 3.3 V , replace the D2 with a small Schottky diode such as the PMEG4005. For lower output voltages the boost diode can be tied to the input (Figure 5b). The circuit in Figure 5a is more efficient because the BST pin current comes from a lower voltage source. Figure 5 c shows the boost voltage source from available DC sources that are greater than 3 V . The highest efficiency is attained by choosing the lowest boost voltage above 3 V . For example, if you are generating 3.3 V and 1.8 V and the 3.3 V is on whenever the 1.8 V is on, the 1.8 V boost diode can be connected to the 3.3 V output. In any case, you must also be sure that the maximum voltage at the BST pin is less than the maximum specified in the Absolute Maximum Ratings section.
The boost circuit can also run directly from a DC voltage that is higher than the input voltage by more than 3 V , as in Figure 5d. The diode is used to prevent damage to the LT3510 in case $\mathrm{V}_{\mathrm{X}}$ is held low while $\mathrm{V}_{\text {IN }}$ is present. The circuit saves several components (both BST pins can be tied to D2). However, efficiency may be lower and dissipation in the LT3510 may be higher. Also, if $\mathrm{V}_{\mathrm{X}}$ is absent, the LT3510 will still attempt to regulate the output, but will do so with very low efficiency and high dissipation because the switch will not be able to saturate, dropping 1.5 V to 2 V in conduction.

The minimum input voltage of an LT3510 application is limited by the minimum operating voltage ( $<3 \mathrm{~V}$ ) and by the maximum duty cycle as outlined above. For proper start-up, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, or the LT3510 is turned on with its SS pin when the output is already in regulation, then the boost capacitor may not be fully charged. Because the boost capacitor is charged with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit running properly. This minimum load will depend on

## APPLICATIONS INFORMATION



Figure 5. BST Pin Considerations
input and output voltages, and on the arrangement of the boost circuit. The Typical Performance Characteristics section shows plots of the minimum load current to start and to run as a function of input voltage for 3.3 V and 5 V outputs. In many cases the discharged output capacitor will present a load to the switcher which will allow it to start. The plots show the worst-case situation where $\mathrm{V}_{\text {IN }}$ is ramping very slowly. Use a Schottky diode for the lowest start-up voltage.

## Frequency Compensation

The LT3510 uses current mode control to regulate the output. This simplifies loop compensation. In particular, the LT3510 does not require the ESR of the output capacitor for stability so you are free to use ceramic capacitors to achieve low output ripple and small circuit size.
Frequency compensation is provided by the components tied to the $\mathrm{V}_{\mathrm{C}}$ pin. Generally a capacitor and a resistor in series to ground determine loop gain. In addition, there is a lower value capacitor in parallel. This capacitor is not
part of the loop compensation but is used to filter noise at the switching frequency.
Loop compensation determines the stability and transient performance. Designing the compensation network is a bit complicated and the best values depend on the application and in particular the type of output capacitor. A practical approach is to start with one of the circuits in this data sheet that is similar to your application and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature.
The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load.
Figure 6 shows an equivalent circuit for the LT3510 control loop. The error amp is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switch and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the $\mathrm{V}_{\mathrm{C}}$ pin. Note that

## APPLICATIONS INFORMATION



Figure 6. Model for Loop Response
the output capacitor integrates this current, and that the capacitor on the $\mathrm{V}_{\mathrm{C}}$ pin $\left(\mathrm{C}_{\mathrm{C}}\right)$ integrates the error amplifier output current, resulting in two poles in the loop. In most cases a zero is required and comes from either the output capacitor ESR or from a resistor in series with $\mathrm{C}_{C}$. This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor ( $\mathrm{C}_{\text {PL }}$ ) across the feedback divider may improve the transient response.

## Synchronization

The $R_{T} /$ SYNC pin can be used to synchronize the regulators to an external clock source. Driving the $\mathrm{R}_{T} /$ SYNC resistor with a clock source triggers the synchronization detection circuitry. Once synchronization is detected, the rising edge of SW1 will be synchronized to the rising edge of the $\mathrm{R}_{\top} /$ SYNC pin signal. An AGC loop will adjust the internal oscillators to maintain a 180 degree phase between SW1 and SW2, and also adjust slope compensation to avoid subharmonic oscillation.

The synchronizing clock signal input to the LT3510 must have a frequency between 250 kHz and 1.5 MHz , a duty cycle between $20 \%$ and $80 \%$, a low state below 0.5 V and a high state above 1.6 V . Synchronization signals outside of these parameters will cause erratic switching behavior. The $R_{T} /$ SYNC resistor should be set such that the free running frequency ( $\left.\left(\mathrm{V}_{\mathrm{RT} / \mathrm{SYNC}}-\mathrm{V}_{\text {SYNCLO }}\right) / \mathrm{R}_{\mathrm{RT} / \mathrm{SYNC}}\right)$ is approximately equal to the synchronization frequency. If the synchronization signal is halted, the synchronization detection circuitry will timeout in typically $10 \mu \mathrm{~s}$ at which


Figure 7. Synchronous Signal Powered from Regulator's Output
time the LT3510 reverts to the free-running frequency based on the current through $R_{T} /$ SYNC. If the $R_{T} / S Y N C$ resistor is held above 2 V at any time, switching will be disabled.

If the synchronization signal is not present during regulator start-up (for example, the synchronization circuitry is powered from the regulator output) the $R_{T} /$ SYNC pin must see an equivalent resistance to ground between 15.4 k and 133k until the synchronization circuitry is active for proper start-up operation.
Ifthe synchronization signal powers up in an undetermined state ( $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{Hi}-\mathrm{Z}$ ), connect the synchronization clock to the LT3510 as shown in Figure 7. The circuit as shown will isolate the synchronization signal when the output voltage is below $90 \%$ of the regulated output. The LT3510 will start-up with a switching frequency determined by the resistor from the $R_{T} /$ SYNC pin to ground.
If the synchronization signal powers up in a low impedance state ( $\mathrm{V}_{0 \mathrm{~L}}$ ), connect a resistor between the $\mathrm{R}_{T} /$ SYNC pin and the synchronizing clock. The equivalent resistance seen from the $\mathrm{R}_{\top} /$ SYNC pin to ground will set the start-up frequency.

## APPLICATIONS InFORMATION

If the synchronization signal powers up in a high impedance state (Hi-Z), connect a resistor from the $\mathrm{R}_{T} /$ SYNC pin to ground. The equivalent resistance seen from the $\mathrm{R}_{\top} /$ SYNC pin to ground will set the start-up frequency.

If the synchronization signal changes between high and low impedance states during power up ( $\mathrm{V}_{0 \mathrm{~L}}, \mathrm{Hi}-\mathrm{Z}$ ), connect the synchronization circuitry to the LT3510 as shown in the Typical Applications section. This will allow the LT3510 to start-up with a switching frequency determined by the equivalent resistance from the $\mathrm{R}_{\top} /$ SYNC pin to ground.

## Shutdown and Undervoltage Lockout

Figure 8 shows how to add undervoltage lockout (UVLO) to the LT3510. Typically, UVLO is used in situations where the input supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. UVLO prevents the regulator from operating at source voltages where these problems might occur.

An internal comparator will force the part into shutdown below the minimum $\mathrm{V}_{\mathrm{IN1} 1}$ of 2.8 V . This feature can be used to prevent excessive discharge of battery-operated systems.

Since $\mathrm{V}_{\text {IN2 }}$ supplies the output stage of channel 2 and is not monitored, care must be taken to insure that $\mathrm{V}_{\text {IN2 }}$ is present before channel 2 is allowed to switch.

If an adjustable UVLO threshold is required, the SHDN pin can be used. The threshold voltage of the SHDN pin comparator is 1.28 V . A $3 \mu \mathrm{~A}$ internal current source


Figure 8. Undervoltage Lockout
defaults the open-pin condition to be operating (see Typical Performance Characteristics). Current hysteresis is added above the SHDN threshold. This can be used to set voltage hysteresis of the UVLO using the following:

$$
\begin{aligned}
& \mathrm{R} 1=\frac{V_{H}-V_{L}}{7 \mu \mathrm{~A}} \\
& \mathrm{R} 2=\frac{1.28}{\frac{\mathrm{~V}_{\mathrm{H}}-1.28}{\mathrm{R} 1}+3 \mu \mathrm{~A}}
\end{aligned}
$$

$V_{H}=$ Turn-on threshold
$\mathrm{V}_{\mathrm{L}}=$ Turn-off threshold
Example: switching should not start until the input is above 4.75 V and is to stop if the input falls below 3.75 V .

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{H}}=4.75 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{L}}=3.75 \mathrm{~V} \\
& \mathrm{R} 1=\frac{4.75-3.75}{7 \mu \mathrm{~A}} \cong 143 \mathrm{k} \\
& \mathrm{R} 2=\frac{1.28}{\frac{4.75-1.28}{143 \mathrm{k}}+3 \mu \mathrm{~A}} \cong 47 \mathrm{k}
\end{aligned}
$$

Keep the connections from the resistors to the SHDN pin short and make sure that the interplane or surface capacitance to switching nodes is minimized. If high resistor values are used, the SHDN pin should be bypassed with a 1 nF capacitor to prevent coupling problems from the switch node.

## Soft-Start

The output of the LT3510 regulates to the lowest voltage present at either the SS pin or an internal 0.8 V reference. A capacitor from the SS pin to ground is charged by an internal $3.25 \mu \mathrm{~A}$ current source resulting in a linear output ramp from 0 V to the regulated output whose duration is given by:

$$
t_{\text {RAMP }}=\frac{\mathrm{C}_{S S} \bullet 0.8 \mathrm{~V}}{3.25 \mu \mathrm{~A}}
$$

## APPLICATIONS INFORMATION

At power-up, a reset signal sets the soft-start latch and discharges both SS pins to approximately OV to ensure proper start-up. When both SS pins are fully discharged the latch is reset and the internal $3.25 \mu \mathrm{~A}$ current source starts to charge the SS pin.
When the $S S$ pin voltage is below 50 mV , the $\mathrm{V}_{C}$ pin is pulled low which disables switching. This allows the SS pin to be used as an individual shutdown for each channel.

As the SS pin voltage rises above 50 mV , the $\mathrm{V}_{\mathrm{C}}$ pin is released and the output is regulated to the SS voltage. When the SS pin voltage exceeds the internal 0.8 V reference, the output is regulated to the reference. The SS pin voltage will continue to rise until it is clamped at 2 V .
In the event of a $\mathrm{V}_{\text {IN1 }}$ undervoltage lockout, the SHDN pin driven below 1.28 V , or the internal die temperature exceeding its maximum rating during normal operation, the soft-start latch is set, triggering a start-up sequence.
In addition, if the load exceeds the maximum output switch current, the output will start to drop causing the $V_{C}$ pin clamp to be activated. As long as the $\mathrm{V}_{\mathrm{C}}$ pin is clamped, the SS pin will be discharged. As a result, the output will be regulated to the highest voltage that the maximum output current can support. For example, if a 6 V output is loaded by $1 \Omega$ the SS pin will drop to 0.4 V , regulating the output at $3 \mathrm{~V}(3 \mathrm{~A} \cdot 1 \Omega)$. Once the overload condition is removed, the output will soft-start from the temporary voltage level to the normal regulation point.

Since the SS pin is clamped at 2 V and has to discharge to 0.8 V before taking control of regulation, momentary overload conditions will be tolerated without a soft-start recovery. The typical time before the SS pin takes control is:

$$
\mathrm{t}_{\mathrm{SS}(\mathrm{CONTROL})}=\frac{\mathrm{C}_{\mathrm{SS}} \bullet 1.2 \mathrm{~V}}{700 \mu \mathrm{~A}}
$$

## Power Good Indicators

The PG pin is the open-collector output of an internal comparator. The comparator compares the FB pin voltage to $90 \%$ of the reference voltage with 30 mV of hysteresis. The PG pin has a sink capability of $800 \mu \mathrm{~A}$ when the FB pin is below the threshold and can withstand 25 V when the
threshold is exceeded. The PG pin is active (sink capability is reduced in shutdown and undervoltage lockout mode) as long as the $\mathrm{V}_{\text {IN1 }}$ pin voltage exceeds 1 V .

## Output Tracking/Sequencing

Complex output tracking and sequencing between channels can be implemented using the LT3510's SS and PG pins. Figure 9 shows several configurations for output tracking/sequencing for a 3.3 V and 1.8 V application.

Independent soft-start for each channel is shown in Figure 9a. The output ramp time for each channel is set by the soft-start capacitor as described in the soft-start section.

Ratiometric tracking is achieved in Figure 9b by connecting both SS pins together. In this configuration, the SS pin source current is doubled $(6.5 \mu \mathrm{~A})$ which must be taken into account when calculating the output rise time.

By connecting a feedback network from $\mathrm{V}_{\text {OUT1 }}$ to the SS2 pin with the same ratio that sets $\mathrm{V}_{\text {OUT2 }}$ voltage, absolute tracking shown in Figure 9 c is implemented. The minimum value of the top feedback resistor (R1) should be set such that the SS pin can be driven all the way to ground with $700 \mu \mathrm{~A}$ of sink current when $\mathrm{V}_{\text {OUT1 }}$ is at its regulated voltage. In addition, a small Vout2 voltage offset will be present due to the SS2 $3.25 \mu \mathrm{~A}$ source current. This offset can be corrected for by slightly reducing the value of R2.

Figure 9d illustrates output sequencing. When $\mathrm{V}_{\text {OUT1 }}$ is within 10\% of its regulated voltage, PG1 releases the SS2 soft-start pin allowing $\mathrm{V}_{\text {OUT2 }}$ to soft-start. In this case PG1 will be pulled up to 2 V by the SS pin. If a greater voltage is needed for PG1 logic, a pull-up resistor to $V_{0 U T 1}$ can be used. This will decrease the soft-start ramp time and increase tolerance to momentary shorts.
If precise output ramp up and down is required, drive the SS pins as shown in Figure 9 e . The minimum value of resistor (R3) should be set such that the SS pin can be driven all the way to ground with $700 \mu \mathrm{~A}$ of sink current during power-up and fault conditions.

## Multiple Input Voltages

For applications requiring large inductors due to high $\mathrm{V}_{\text {IN }}$ to $V_{\text {Out }}$ ratios, a 2-stage step-down approach may reduce

## LT3510

## APPLICATIONS InFORMATION



Figure 9

## APPLICATIONS InFORMATION



Figure 10.5V and 1.2V 2-Stage Step-Down Converter with Output Sequencing
inductor size by allowing an increase in frequency. A dual step down application (Figure 10) steps down the input voltage $\left(\mathrm{V}_{\mid \mathrm{IN1}}\right)$ to the highest output voltage then uses that voltage to power the second output $\left(\mathrm{V}_{\text {IN2 }}\right)$. $\mathrm{V}_{\text {OUT1 }}$ must be able to provide enough current for its output plus $\mathrm{V}_{\text {OUT2 }}$ maximum load. Note that the $\mathrm{V}_{\text {out1 }}$ must be above $\mathrm{V}_{\text {IN2 }}$ minimum input voltage ( 2 V ) when the second channel starts to switch. Delaying channel 2 can be accomplished by either independent soft-start capacitors or sequencing with the PG1 output.
For example, assume a maximum input of 24 V :
$\mathrm{V}_{\text {IN }}=24 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=5 \mathrm{~V}$ at 1.5 A and $\mathrm{V}_{\text {OUT2 }}=1.2 \mathrm{~V}$ at 1.5 A
Frequency $(H z) \leq \frac{\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN }}-V_{\text {SW }}+V_{D}}}{\mathrm{t}_{\text {MIN(ON) }}}$
$L \geq \frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right) \cdot V_{\text {OUT }}}{V_{\text {IN }} \bullet f}$

Single Step Down:
Frequency $(\mathrm{Hz}) \leq \frac{\frac{1.2+0.6}{24-0.4+0.6}}{190 \mathrm{~ns}}=392 \mathrm{kHz}$
$\mathrm{L} 1=\frac{(24-5) \cdot 5}{24 \cdot 392 \mathrm{kHz}} \geq 10 \mu \mathrm{H}$
$\mathrm{L} 2=\frac{(24-1.2) \cdot 1.2}{24 \cdot 392 \mathrm{kHz}} \geq 2.7 \mu \mathrm{H}$
2-Stage Step-Down:
Frequency $\leq \frac{\frac{5+0.6}{24-0.4+0.6}}{190 \mathrm{~ns}}=1.2 \mathrm{MHz}$
Max Frequency $=1.2 \mathrm{MHz}$
$\mathrm{L} 1=\frac{(24-5) \cdot 5}{24 \cdot 1.2 \mathrm{MHz}} \geq 3.3 \mu \mathrm{H}$
$\mathrm{L} 2=\frac{(5-1.2) \cdot 1.2}{5 \cdot 1.2 \mathrm{MHz}} \geq 0.76 \mu \mathrm{H}$

## APPLICATIONS INFORMATION


(11a)

(11b)

(11c)

Figure 11. Subtracting the Current when the Switch is On (11a) from the Current when the Switch is Off (11b) Reveals the Path of the High Frequency Switching Current (11c). Keep this Loop Small. The Voltage on the SW and BST Traces will Also Be Switched; Keep These Traces as Short as Possible. Finally, Make Sure the Circuit is Shielded with a Local Ground Plane

## PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board (PCB) layout. Figure 11 shows the high di/dt paths in the buck regulator circuit.
Note that large switched currents flow in the power switch, the catch diode and the input capacitor. The loop formed by these components should be as small as possible. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board and their connections should be made on that layer. Place a local, unbroken ground plane below these components, and tie this ground plane to system ground at one location, ideally at the ground terminal of the output
capacitor C2. Additionally, the SW and BST traces should be kept as short as possible. The topside metal from the DC964Ademonstration board in Figure 12 illustrates proper component placement and trace routing.

## Thermal Considerations

The PCB mustalso provide heat sinking to keep the LT3510 cool. The exposed metal on the bottom of the package must be soldered to a ground plane. This ground should be tied to other copper layers below with thermal vias; these layers will spread the heat dissipated by the LT3510. Place additional vias near the catch diodes. Adding more copper to the top and bottom layers and tying this copper


Figure 12. Topside PCB Layout

## APPLICATIONS INFORMATION

to the internal planes with vias can further reduce thermal resistance. With these steps, the thermal resistance from die (or junction) to ambient can be reduced to $\theta_{\mathrm{JA}}$ $=45^{\circ} \mathrm{C} / \mathrm{W}$.

The power dissipation in the other power components such as catch diodes, boost diodes and inductors, cause additional copper heating and can further increase what the IC sees as ambient temperature. See the LT1767 data sheet's Thermal Considerations section.

## Single, Low Ripple 4A Output

The LT3510 can generate a single, low ripple 4A output if the outputs of the two switching regulators are tied together and share a single output capacitor. By tying the two FB pins together and the two $V_{C}$ pins together, the two channels will share the load current. There are several advantages to this 2-phase buck regulator. Ripple currents at the inputand output are reduced, reducing voltage ripple and allowing the use of smaller, less expensive capacitors. Although two inductors are required, each will be smaller than the inductor required for a single-phase regulator. This may be important when there are tight height restrictions on the circuit.

There is one special consideration regarding the 2-phase circuit. When the difference between the input voltage and output voltage is less than 2.5 V , then the boost circuits may prevent the two channels from properly sharing current. If, for example, channel 1 gets started first, it can supply the load current, while channel 2 never switches enough current to get its boost capacitor charged.

In this case, channel 1 will supply the load until it reaches current limit, the output voltage drops, and channel 2 gets started. Two solutions to this problem are shown in the Typical Applications section.

The single 3.3V/4A output converter generates a boost supply from either SW that will service both switch pins.
The synchronized $3.3 \mathrm{~V} / 8 \mathrm{~A}$ output converter utilizes undervoltage lockout to prevent the start-up condition.

## Other Linear Technology Publications

Application notes AN19, AN35 and AN44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, loop compensation and stability testing. Design Note DN100 shows how to generate a dual (+ and -) output supply using a buck regulator.

## LT3510

TYPICAL APPLICATIONS
5V and 2.5V with Absolute Tracking

1.25MHz Single 3.3V/4A Low Ripple Output


## TYPICAL APPLICATIONS

1.25MHz Single 3.3V/4A Low Ripple Output


Dual LT3510 Synchronized 3.3V/8A Output, 3MHz Effective Switch Frequency


## LT3510

PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## FE Package

20-Lead Plastic TSSOP ( 4.4 mm )
(Reference LTC DWG \# 05-08-1663 Rev I)
Exposed Pad Variation CB


## $\boldsymbol{R} \in \mathbf{V I S I O}$ HISTORY (Revision history begins at Rev E )

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| E | $6 / 12$ | Solder pad clarification | 28 |

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1766 | 60V, 1.2A (I ${ }_{\text {Out }}$ ), 200kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 5.5 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.20 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=25 \mu \mathrm{~A}$, 16-Lead TSSOPE Package |
| LT1933 | 500 mA (Iout), 500 kHz Step-Down Switching Regulator in SOT-23 | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT™ Package |
| LT1936 | 36V, 1.4A (I ${ }_{\text {Out }}$ ), 500kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, 8-Lead MS8E Package |
| LT1940 | Dual 25V, 1.4A (Iout), 1.1MHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }} 3.6 \mathrm{~V}$ to 25 V , $\mathrm{V}_{\text {OUT(MIN) }}=1.20 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.8 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<30 \mu \mathrm{~A}$, 16-Lead TSSOPE Package |
| LT1976/LT1977 | 60V, 1.2A (Iout), 200kHz/500kHz High Efficiency Step-Down DC/DC Converters with Burst Mode ${ }^{\circledR}$ Operation | $\begin{aligned} & V_{I N}: 3.3 \mathrm{~V} \text { to } 60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIII) }}=1.20 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A} \text {, } \\ & \text { 16-Lead TSSOPE Package } \end{aligned}$ |
| LTC 3407/LTC3407-2 | Dual $600 \mathrm{~mA} / 800 \mathrm{~mA}, 1.5 \mathrm{MHz} / 2.25 \mathrm{MHz}$ Synchronous Step-Down DC/DC Converters | $\mathrm{V}_{\text {IN: }} 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN }}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 10-Lead MSE Packages |
| LT3434/LT3435 | 60V, 2.4 A (Iout), 200kHz/500kHz High Efficiency Step-Down DC/DC Converters with Burst Mode Operation | $\mathrm{V}_{\text {IN: }} 3.3 \mathrm{~V} \text { to } 60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.20 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A} \text {, }$ 16-Lead TSSOPE Package |
| LT3437 | 60V, 400mA (Iout), Micropower Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN }}: 3.3 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LT3493 | 36V, 1.4A (Iout), 750kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN Package |
| LT3501 | Dual 25V, 2 A (Iout), 1.5MHz High Efficiency Step-Down DC/DC Converter | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.3 \mathrm{~V} \text { to } 25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & 20 \text {-Lead TSSOPE Package } \end{aligned}$ |
| LT3505 | 36V, 1.2A (Iout), 3MHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to 36 V , $\mathrm{V}_{\text {OUT(MIN })}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2 \mathrm{~mA}$, $\mathrm{I}_{\text {SD }}<2 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 8 -Lead MSE Packages |
| LT3506/LT3506A | Dual 25V, 1.6A (Iout), $575 \mathrm{kHz} / 1.1 \mathrm{MHz}$ High Efficiency Step-Down DC/DC Converters | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V} \text { to } 25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.8 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<30 \mu \mathrm{~A},$ $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ DFN Package |
| LTC3548 | Dual $400 \mathrm{~mA} / 800 \mathrm{~mA}, 2.25 \mathrm{MHz}$ Synchronous Step-Down DC/DC Converters | $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MII })}=0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 10-Lead MSE Packages |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+


[^0]:    ${ }{ }^{\operatorname{IN}}{ }_{\text {IN(MAX) }}$ is defined as the highest input voltage that maintains constant output voltage ripple.
    *Inductor and capacitor values chosen for stability and constant ripple current.

