## feATURES

- 2.7V to 10V Input Voltage Range
- 900 mA Boost Converter
- Dual Full-Bridge Piezo Drivers
- Programmable Switching Frequency from 500 kHz to 2.25 MHz
- Synchronizable Up to 2.5 MHz
- Soft-Start
- Separate Enable for Each Piezo Driver and Boost Converter
- Available in a $4 \mathrm{~mm} \times 4 \mathrm{~mm} 20$-Pin QFN Package


## APPLICATIONS

- Piezo Motor Drive


## DESCRIPTIOn

The LT® 3572 is a highly integrated dual Piezo motor driver capable of driving two Piezo motors at up to 40 V from a 5 V supply. Each Piezo driver can be independently turned on or off along with the boost converter.

The boostregulator has a soft-startcapability that limits the inrush current at start-up. The boost regulator switching frequency is set by an external resistor or the frequency can besynchronized by anexternal clock. A $\overline{\text { PGOOD pinindicates }}$ when the output of the boost converter is in regulation and the Piezo drivers are allowed to start switching.
The LT3572 is available in a ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) 20-pin QFN package.

[^0]
## TYPICAL APPLICATION

Dual Piezo Driver


Response Driving Piezo Motor at 70kHz

ABSOLUTE MAXIMUM RATIOGS
(Note 1)
Vout Voltage ..... 40V
OUTA, $\overline{\text { OUTA, OUTB, }} \overline{\text { OUTB }}$ Voltage ..... 40V
SW Voltage ..... 42V
RT, SS, SYNC ..... 2 V
FB ..... 3 V
All Other Pins ..... 10V
Maximum Junction Temperature ..... $125^{\circ} \mathrm{C}$
Operating Temperature Range (Note 2).... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range. ..... $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$PIn CONFIGURATION

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
| SW | 1」 「-------- | $\overline{\text { PGOOD }}$ |
| $V_{\text {IN }}$ | -\! | SS |
| SYnC |  | FB |
| RT | [] | $\overline{\text { SHDNB }}$ |
| GND | 5! ! - - - - ¢ | SHDNA |
|  |  |  |
| $\sum_{i=1}^{\infty} \sum_{\sum_{2}^{c}}^{\infty}$ |  |  |
| $\begin{gathered} \text { UF PACKAGE } \\ 20-\text { LEAD }(4 \mathrm{~mm} \times 4 \mathrm{~mm}) \text { PLASTIC QFN } \end{gathered}$ |  |  |
| $\mathrm{T}_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=37^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3572EUF\#PBF | LT3572EUF\#TRPBF | 3572 | $20-$ Lead $(4 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECARICRL CHARACTERISTIS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=5 \mathrm{~V}$, $\mathrm{V}_{\overline{\text { SHDNA }}}=V_{\overline{\text { SHDNB }}}=V_{\overline{S H D N}}=5 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage |  | $\bullet$ |  | 2.5 | 2.7 | V |
| VIN Quiescent Current | $V_{\text {FB }}=1.3 \mathrm{~V}$ |  |  | 3.4 | 4 | mA |
| $\mathrm{V}_{\text {IN }}$ Shutdown Current | $V_{\widehat{S H D N}}=V_{\text {SHDNA }}=V_{\text {SHDNB }}=0 \mathrm{~V}$ |  |  | 0 | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Pin Threshold |  |  | 0.3 |  | 1.5 | V |
| $\overline{\text { SHDNA }}$ Pin Threshold |  |  | 0.3 |  | 1.5 | V |
| SHDNB Pin Threshold |  |  | 0.3 |  | 1.5 | V |
| $\overline{\text { SHDN }}$ Pin Bias Current | $\begin{aligned} & V_{\overline{S H D N}}=5 \mathrm{~V}, V_{\overline{S H D N A}}=0 V, V_{\overline{S H D N B}}=0 \mathrm{~V} \\ & V_{\overline{S H D N}}=0 V, V V_{\text {SHDNA }}=0 V, V V_{\text {SHDNB }}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 8 \\ 0.1 \end{gathered}$ | $\begin{gathered} 15 \\ 1 \end{gathered}$ | $\mu A$ $\mu A$ |
| $\overline{\text { SHDNA }}$ Pin Bias Current | $\begin{aligned} & V_{\overline{S H D N}}=0 V, V_{V_{\text {SHDNA }}}=5 \mathrm{~V}, V_{\overline{S H D N B}}=0 \mathrm{~V} \\ & V_{\overline{S H D N}}=0 V, V_{\overline{S H D N A}}=0 V, V_{\overline{S H D N B}}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 8 \\ 0.1 \end{gathered}$ | $15$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| SHDNB Pin Bias Current | $\begin{aligned} & V_{\overline{S H D N}}=0 V, V_{\overline{S H D N A}}=0 V, V_{\overline{S H D N B}}=5 \mathrm{~V} \\ & V_{\overline{S H D N}}=0 V, V_{\overline{S H D N A}}=0 V, V_{\overline{S H D N B}}=0 V \end{aligned}$ |  |  | $\begin{gathered} 8 \\ 0.1 \end{gathered}$ | $\begin{gathered} 15 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=5 \mathrm{~V}, \mathrm{~V}_{\overline{\text { SHDNA }}}=\mathrm{V}_{\text {SHDNB }}=\mathrm{V}_{\text {SHDN }}=5 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWMA Pin Threshold |  |  | 0.3 |  | 1.5 | V |
| PWMB Pin Threshold |  |  | 0.3 |  | 1.5 | V |
| $\overline{\overline{\text { PGOOD }} \text { Rising Threshold }}$ | (Note 3) | $\bullet$ | 1.12 | 1.16 | 1.19 | V |
| PGOOD Falling Threshold | (Note 4) | $\bullet$ | 1.01 | 1.04 | 1.065 | V |
| $\overline{\text { PGOOD Resistance }}$ |  | $\bullet$ |  | 1 | 3 | $\mathrm{k} \Omega$ |
| Switching Frequency | $\begin{aligned} & \hline \mathrm{RT}=75.0 \mathrm{k} \Omega \\ & \mathrm{RT}=13.0 \mathrm{k} \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 425 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 500 \\ & 2.25 \end{aligned}$ | $\begin{aligned} & 575 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Maximum Duty Cycle | $\begin{aligned} & \hline \mathrm{RT}=75.0 \mathrm{k} \Omega \\ & \mathrm{RT}=13.0 \mathrm{k} \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 95 \\ & 85 \end{aligned}$ |  |  | \% |
| Synchronization Frequency |  |  | 575 |  | 2500 | kHz |
| SYNC Pin Thresholds | (Note 5) |  | 0.3 |  | 1.5 | V |
| SS Current |  |  |  | 4.5 |  | $\mu \mathrm{A}$ |
| FB Pin Voltage |  | $\bullet$ | 1.195 | 1.225 | 1.255 | V |
| FB Pin Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 10V |  |  | 0.01 | 0.05 | \%/V |
| FB Pin Bias Current | $\mathrm{V}_{\text {FB }}=1.225 \mathrm{~V}$ (Note 6) |  |  | 50 | 200 | nA |
| SW Current Limit | (Note 7) |  | 0.9 | 1.3 | 1.7 | A |
| SW V CESAT | $\mathrm{I}_{\text {SW }}=800 \mathrm{~mA}$ |  |  | 310 | 450 | mV |
| SW Leakage Current | SW $=40 \mathrm{~V}$ |  |  | 0.2 | 5 | $\mu \mathrm{A}$ |
| OUTx Rise Time | $\mathrm{C}=2.2 \mathrm{nF}, \mathrm{V}_{\text {OUT }}=30 \mathrm{~V}$ (Note 8) |  |  |  | 120 | ns |
| OUTx Fall Time | $\mathrm{C}=2.2 \mathrm{nF}, \mathrm{V}_{\text {OUT }}=30 \mathrm{~V}$ (Note 8) |  |  |  | 120 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT3572 is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ operating junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Rising threshold voltage on FB pin that pulls PGOOD Iow.
Note 4: Falling threshold voltage on FB pin that causes a high impedance on PGOOD.
Note 5: Minimum pulse width is 100 ns . Maximum off pulse width is 100 ns .
Note 6: Current flows into the pin.
Note 7: Current limit guaranteed by design and/or correlation to static test.
Note 8: OUTx refers to OUTA, $\overline{\text { OUTA, OUTB, } \overline{\text { OUTB. }} \text {. }}$

## TYPICAL PERFORMANCG CHARACTERISTICS



## Start-Up



## PIn fUnCTIOnS

SW (Pin 1): Switch Node. This pin connects to the collector of an internal NPN power switch.
$V_{\text {IN }}$ (Pin 2): Input Supply Pin. This pin must be locally bypassed with a capacitor.
SYNC (Pin 3): Synchronization Pin. This pin is used to synchronize the internal oscillator to an external signal. The synchronizing range is $15 \%$ above the free running frequency set by the RT pin up to 2.5 MHz . If not used, this pin must be tied to GND.
RT (Pin 4): Frequency Set Pin. Place a resistor to GND to set the internal frequency. The range of oscillation is 500 kHz to 2.25 MHz .

GND (Pins 5, 9, 20): Ground.
PWMB (Pin 6): Logic Input for the Driver. A high signal on this input sets OUTB high and OUTB low.
PWMA (Pin 7): Logic Input for the Driver. A high signal on this input sets OUTA high and OUTA low.
$\mathbf{V}_{\text {OUT }}$ (Pin 8): Output for the Switching Regulator and the Input Supply for the Drivers.
$\overline{\text { SHDN }}$ (Pin 10): Shutdown Pin. Tie to 1.5 V or more to enable the switcher. Pull low to disable the switcher.

SHDNA (Pin 11): Shutdown Pin. Tie to 1.5 V or more to enable OUTA and OUTA. Pull low to place OUTA and OUTA in a high impedance state.

SHDNB (Pin 12): Shutdown Pin. Tie to 1.5 V or more to enable OUTB and OUTB. Pull low to place OUTB and OUTB in a high impedance state.

FB (Pin 13): Feedback Pin. The LT3572 regulates this pin to 1.225 V . Connect the feedback resistors to this pin to set the output voltage for the switching regulator.
SS (Pin 14): Soft-Start Pin. Place a soft-start capacitor here. A capacitor on the soft-start pin slowly ramps the current limit of the part from OA to 1.3A.
$\overline{\mathrm{PG}} \overline{\mathrm{OOD}}$ (Pin 15): This pin is an open-drain output that pulls low when the FB pin is within $95 \%$ of its regulation value.
$\overline{\text { OUTB }}$ (Pin 16): The Output Driver. This node switches between $\mathrm{V}_{\text {OUT }}$ and GND and is inverted from OUTB.
OUTB (Pin 17): The Output Driver. This node switches between $\mathrm{V}_{\text {OUT }}$ and GND.
OUTA (Pin 18): The Output Driver. This node switches between $\mathrm{V}_{\text {OUT }}$ and GND.
$\overline{\text { OUTA }}$ (Pin 19): The Output Driver. This node switches between $\mathrm{V}_{\text {OUT }}$ and GND and is inverted from OUTA.
Exposed Pad (Pin 21): Ground. The Exposed Pad of the package provides both electrical contact to ground and good thermal contact to the printed circuit board. The Exposed Pad must be soldered to the circuit board for proper operation.

## LT3572

## BLOCK DIAGRAM



Figure 1. Block Diagram

## OPERATION

## Switching Regulator

The LT3572 uses a constant frequency, current mode, control scheme to provide excellent line and load regulation for the output drivers. Operation can be best understood by referring to the Block Diagram in Figure 1. A pulse from the oscillator sets the RS flip-flop, A4, and turns on the internal NPN bipolar power switch, Q1. Current in Q1 and the external inductor, L1, begins to increase. When this current exceeds a level determined by the voltage at the output of the error amplifier A1, comparator A2 resets A4, turning Q1 off. The current in L1 flows through the external Schottky diode D1 and begins to decrease. The cycle begins again at the next pulse from the oscillator. In this way, the voltage at the output of the error amplifier controls the current through the indictor to the output. The soft-start capacitor, C2, clamps the output of the error
amplifier causing the current limit to slowly increase. This helps reduce overshoot on the output and helps minimize inrush current on the input.

## Output Drivers

The function of the driver section is to level shift the input of the PWM pins to the voltage of the $\mathrm{V}_{\text {OUT }}$ pin. The drivers operate in an H-bridge fashion, where the OUTA and OUTB pins are the same polarity as the PWMA and PWMB pins respectively and the OUTA and OUTB are inverted from PWMA and PWMB respectively. The OUT pins will be high impedance until the FB pin is within $95 \%$ of its regulated voltage. The OUT pins will follow PWMA and PWMB as long as FB stays within $85 \%$ of the regulated voltage. If FB drops below $85 \%$, the OUT pins will go high impedance.

## APPLICATIONS INFORMATION

## Duty Cycle

The typical maximum duty cycle of the LT3572 is $95 \%$ at 1 MHz . This maximum duty cycle reduces as the switching frequency is increased. The duty cycle for a given application is given by:

$$
D C=\frac{V_{\text {OUT }}+V_{D}-V_{\text {IN }}}{V_{\text {OUT }}+V_{D}-V_{\text {CESAT }}}
$$

where $V_{D}$ is the diode forward drop, typically 0.5 V and $V_{\text {CESAT }}$ is, in the worst case, 310 mV at 0.8 A . The LT3572 can be used at higher duty cycles, but must be operated in the discontinuous mode so that the actual duty cycle is reduced.

## FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistors according to:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\text {OUT }}}{1.225 \mathrm{~V}}-1\right)
$$

## Shutdown Pins

When held below 0.3V, $\overline{\text { SHDNA }}$ and $\overline{\text { SHDNB }}$ prevent the drivers from switching and keep the outputs in a high impedance state. If $\overline{\mathrm{SHDN}}$ is held below 0.3 V then the switching regulator is prevented from turning on. When any one of these pins are pulled above 1.5 V the internal circuitry is turned on and the respective output is allowed to operate. When the LT3572 is not in use all three pins should be pulled low.

## Oscillator

The LT3572 can operate at switching frequencies from 500 kHz up to 2.25 MHz by changing the value of the resistor R3 on the RT pin. Figure 2 shows a graph of RT vs Switching Frequency.

The oscillator can be synchronized with an external clock applied to the SYNC pin. When synchronizing the oscillator, the free running frequency must be set approximately


Figure 2. RT Resistance vs Switching Frequency
$15 \%$ lower than the desired synchronized frequency. If the sync function is not used the SYNC pin must be tied to ground.

## $\overline{\text { PGOOD }}$

The part has a power good feature that detects when the output boost converter is up and in regulation. When the part is turned off or not in regulation the $\overline{\mathrm{PGOOD}}$ pin is in a high impedance state. When the part is within $95 \%$ of regulation the $\overline{\text { PGOOD }}$ pin is pulled low signaling that the output is valid. If the output then falls below $85 \%$ of regulation the $\overline{\mathrm{PGOOD}}$ pin is put back in a high impedance state. Whenever the output is not in regulation the output pins in the driver aren't allowed to switch and are placed in a high impedance state. The $\overline{\mathrm{PGOOD}}$ pin is an open drain of an NMOS devices with an impedance of $1 \mathrm{k} \Omega$ and should be tied to $\mathrm{V}_{\text {IN }}$ through a resistor.

## Soft-Start

The soft-start feature limits the inrush current drawn from the supply upon start-up. An internal current source with a nominal $4.5 \mu$ A current source charges an external capacitor C2. The voltage on the soft-start pin is used to control the output of the error amplifier, which limits the maximum peak current through the inductor and the inrush current drawn from the supply during start-up.

## APPLICATIONS INFORMATION

## PWM

The LT3572 can PWM the output drivers at a very high frequency. The limitation on the frequency is determined by the internal rise in die temperature that occurs when driving the motor. The power delivered to the piezo motor is propotional to $\mathrm{V}_{\text {OUT }}{ }^{2}$, the capacitance of the motor, and the PWM frequency. When any of these are increased the power dissipated in the part increases causing the internal die temperature to increase. Driving two 2.2 nF capacitors with $\mathrm{V}_{\text {OUT }}$ at 30 V , the maximum PWM frequency should be less than 80 kHz . The LT3572 can run at a higher frequency but either $V_{\text {Out }}$ needs to be reduced or the capacitance needs to be lowered. A piezo motor has an associated capacitance that cannot be reduced so the output voltage must be lowered. Since the power is proportional to $\mathrm{V}_{\text {OUT }}{ }^{2} \mathrm{a}$ reduction of $\mathrm{V}_{\text {OUT }}$ to 25 V from 30 V will allow the LT3572 to run at a maxim frequency of 115 kHz . If a different motor is used the maximum PWM frequency will need to be adjusted inversely to the equivolent capacitance of the motor.

## Inductor Selection

A $10 \mu \mathrm{H}$ inductor is recommended for most LT3572 applications. Choose an inductor that will handle at least

1 A without saturating, and ensure that the inductor has a low DCR (copper-wire resistance) to minimize ${ }^{2}$ R power Iosses. Table 1 lists several inductor manufacturers.

Table 1. Inductor Manufacturers

| Sumida | $(847)$ 956-0666 | www.sumida.com |
| :--- | :--- | :--- |
| TDK | $(847)$ 803-6100 | www.tdk.com |
| Murata | $(714) 852-2001$ | www.murata.com |
| FDK | $(408) 432-8331$ | www.tdk.co.jp |

## Capacitor Selection

The small size of ceramic capacitors makes them ideal for LT3572 applications. Only X5R or X7R types should be used because they retain their capacitance over wider voltage and temperature ranges than other types such as Y 5 V or $\mathrm{Z5U}$. A $4.7 \mu \mathrm{~F}$ to $15 \mu \mathrm{~F}$ output capacitor is sufficient for stable transient response, however, more output capacitance can help limit the voltage droop on $\mathrm{V}_{\text {OUT }}$ during transients.
Ceramic capacitors also make a good choice for the input decoupling capacitor, which should be placed as close as possible to the LT3572. A $1 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ input capacitor is sufficient for most applications. Table 2 shows a list


## APPLICATIONS INFORMATION

of several ceramic capacitor manufacturers. Consult the manufacturers for detailed information on their entire selection of ceramic parts.

Table 2. Ceramic Capacitor Manufacturers

| Taiyo Yuden | $(408) 573-4150$ | www.t-yuden.com |
| :--- | :--- | :--- |
| AVX | $(803) 448-9411$ | www.avxcorp.com |
| Murata | $(714) 852-2001$ | www.murata.com |

## Diode Selection

A Schottky diode is recommended for use with the LT3572. The Philips PMEG 3005 is a good choice. If the switch voltage exceeds 30V, a PMEG 4005 (a 40V diode) can be
used. These diodes are rated to handle an average forward current of 0.5A. For higher efficiency, use a diode with better thermal characteristics such as the On Semiconductor MBRM140 (a 40V diode).

## Layout Hints

As with all switching regulators, careful attention must be paid to the PCB board layout and component placement. To maximize efficiency, switch rise and fall times are made as short as possible. Note the vias under the Exposed Pad. These should connect to a local ground plane for better thermal performance.

## TYPICAL APPLICATION



PACKAGE DESCRIPTION
UF Package
20-Lead Plastic QFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1710 Rev A)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220

VARIATION (WGGD-1)-TO BE APPROVED
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1160 | Half-/Full-Bridge N-Channel MOSFET Driver | $\mathrm{V}_{\text {IN: }} 10 \mathrm{~V}$ to 15V, $\mathrm{V}_{\text {OUT(MAX) }}=60 \mathrm{~V}$, 24-Lead SO Package |
| LT3469 | Piezo Microactuator Driver with Boost Regulator | $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $16 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=35 \mathrm{~V}$ Maximum, 40 mA Current Limit for Piezo Microactuator |
| LT3479 | 3A, Full Featured DC/DC Converter with Soft-Start and Inrush Current Protection | $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}(\mathrm{MAX})=40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=$ Analog $/ \mathrm{PWM}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, DFN, TSSOP Packages |
| LT3580 | 42V, 2A, 2.5MHz High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $32 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8 and MS8E Packages |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P


[^0]:    ©T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

