## feATURES

- 2-Phase Operation Reduces Required Input and Output Capacitance
- Programmable Switching Frequency: 150kHz to 500kHz
- 6V to 40V Input Range
- 10V Gate Drive with $\mathrm{V}_{\mathrm{CC}} \geq 13 \mathrm{~V}$
- High Current Gate Drive (4A)
- Programmable Soft-Start and Current Limit
- Programmable Slope Compensation for High Noise Immunity
- MOSFET Gate Signals with Programmable Falling Edge Delay for External Synchronous Drivers
- Programmable Undervoltage Lockout
- Programmable Duty Cycle Clamp ( $50 \%$ or Higher)
- Thermally Enhanced 28 -Lead TSSOP and $4 \mathrm{~mm} \times$ 5 mm QFN Packages


## APPLICATIONS

- Industrial Equipment
- Telecom Infrastructure
- Interleaved Isolated Power Supply


## DESCRIPTIOn

The LT ${ }^{\oplus} 3782$ A is a current mode 2-phase step-up DC/DC converter controller. Its high switching frequency (up to 500 kHz ) and 2-phase operation reduce system filtering capacitance and inductance requirements.
With 10 V gate drive ( $\mathrm{V}_{C C} \geq 13 \mathrm{~V}$ ) and 4A peak drive current, the LT3782A can drive most industrial grade high power MOSFETs with high efficiency. For synchronous applications, the LT3782A provides synchronous gate signals with programmable falling edge delay to avoid cross conduction when using external MOSFET drivers. Other features include programmable undervoltage lockout, soft-start, current limit, duty cycle clamp (50\% or higher) and slope compensation. The LT3782A is identical to the LT3782 except that the LT3782A has a tighter current sense mismatch tolerance.
The LT3782A is available in thermally enhanced 28-lead TSSOP and $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN packages.

Lヲ, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks, ThinSOT and No R RENSE are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6144194.

## TYPICAL APPLICATION

50V 4A Boost Converter


Efficiency and Power Loss vs Load Current


3782A TA01b

## ABSOLUTE MAXIMUM RATIOGS (Note 1)

$V_{\text {CC }}$ Supply Voltage

.40V

SS
$300 \mu \mathrm{~A} \mathrm{Max} \mathrm{I}_{\mathrm{SS}}$

GBIAS, GBIAS1, GBIAS2 Pin
(Externally Forced)

SYNC, RUN PinOperating Junction TemperatureRange (Notes 2, 3)
$\qquad$ .$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

SENSE1+ ${ }^{+}$, SENSE2 ${ }^{+}$, SENSE1- ${ }^{-}$, SENSE2 ${ }^{-}$.................................... -0.3 V to 2 V Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) For FE Package $\qquad$ $300^{\circ} \mathrm{C}$

## PIn COnfiguration



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3782AEFE\#PBF | LT3782AEFE\#TRPBF | LT3782AFE | $28-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AIFE\#PBF | LT3782AIFE\#TRPBF | LT3782AFE | $28-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AEUFD\#PBF | LT3782AEUFD\#TRPBF | 3782 A | $28-$ Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AIUFD\#PBF | LT3782AIUFD\#TRPBF | 3782 A | $28-$ Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LT3782AEFE | LT3782AEFE\#TR | LT3782AFE | $28-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AIFE | LT3782AIFE\#TR | LT3782AFE | $28-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AEUFD | LT3782AEUFD\#TR | 3782 A | $28-$ Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3782AIUFD | LT3782AIUFD\#TR | 3782 A | $28-$ Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

[^0]ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V}, \mathrm{R}_{\text {SET }}=80 \mathrm{~K}$, no load on any outputs, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Overall |  |  |  |  |  |  |
| Supply Voltage (VCC) |  | $\bullet$ | 6 |  | 40 | V |
| Supply Current (lvcc) | $\mathrm{V}_{\mathrm{C}} \leq 0.5 \mathrm{~V}$ (Switching Off), $\mathrm{V}_{\text {CC }} \leq 40 \mathrm{~V}$ |  |  | 11 | 16 | mA |
| Shutdown |  |  |  |  |  |  |
| RUN Threshold |  | $\bullet$ | 2.3 | 2.44 | 2.6 | V |
| RUN Threshold Hysteresis |  |  |  | 80 |  | mV |
| Supply Current in Shutdown | $\begin{aligned} & 1 V \leq R U N \leq V_{R E F} \\ & R U N \leq 0.3 V, V_{C C} \leq 30 V \end{aligned}$ |  |  | $\begin{aligned} & 0.4 \\ & 40 \end{aligned}$ | $\begin{gathered} 0.65 \\ 90 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| RUN Pin Input Current | $\mathrm{V}_{\text {RUN }}=2.3 \mathrm{~V}$ | $\bullet$ |  | -0.5 | -2 | $\mu \mathrm{A}$ |
| Voltage Amplifier $\mathrm{gm}_{\mathrm{m}}$ |  |  |  |  |  |  |
| Reference Voltage (V $\mathrm{V}_{\text {REF }}$ ) |  | $\bullet$ | $2.42$ | 2.44 | $\begin{aligned} & 2.464 \\ & 2.488 \end{aligned}$ | V |
| Transconductance | $\mathrm{V}_{\mathrm{VC}}=1 \mathrm{~V}, \Delta \mathrm{l}_{\mathrm{VC}}= \pm 2 \mu \mathrm{~A}$ | $\bullet$ | 200 | 260 | 370 | $\mu \mathrm{mho}$ |
| Input Current $\mathrm{I}_{\text {FB }}$ | $V_{\text {FB }}=V_{\text {REF }}$ | $\bullet$ |  | 0.2 | 0.6 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {c }}$ High | $\mathrm{l}_{\text {VC }}=0$ |  |  | 1.5 |  | V |
| $\mathrm{V}_{\text {c Low }}$ | $\mathrm{I}_{\mathrm{VC}}=0$ |  |  | 0.35 | 0.4 | V |
| Source Current IVC | $\mathrm{V}_{\mathrm{VC}}=0.7 \mathrm{~V}-1 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}-100 \mathrm{mV}$ |  | 8 | 11 | 14 | $\mu \mathrm{A}$ |
| Sink Current IVc | $V_{V C}=0.7 \mathrm{~V}-1 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}+100 \mathrm{mV}$ |  | 13 | 20 | 28 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {c }}$ Threshold for Switching Off (BGATE1, BGATE2 Low) |  | $\bullet$ | 0.3 |  |  | V |
| Soft-Start Current ISS | $\mathrm{V}_{S S}=0.1 \mathrm{~V}-2.8 \mathrm{~V}$ |  | 6 | 10 | 15 | $\mu \mathrm{A}$ |

Current Amplifier CA1, CA2

| Voltage Gain $\Delta V_{C} / \Delta V_{\text {SENSE }}$ |  | 4 |  |  | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit ( $\mathrm{V}_{\text {SENSE1 }}{ }^{+}-\mathrm{V}_{\text {SENSE1 }}{ }^{-}$) $\left(\mathrm{V}_{\text {SENSE2 }}{ }^{+}-\mathrm{V}_{\text {SENSE2 }}{ }^{-}\right)$ | $\mathrm{V}_{\mathrm{FB}}=2.3 \mathrm{~V}$ | 55 | 63 | 70 |  |
| Current Limit Mismatch | $\left(\Delta V_{\text {SENSE1 }}-\Delta \mathrm{V}_{\text {SENSE2 }}\right), \mathrm{V}_{\text {FB }}=2.3 \mathrm{~V}$ | -10 |  | 10 | mV |
| Input Current ( $\mathrm{ISENSE1}{ }^{+} \mathrm{I}_{\text {SENSE1 }}{ }^{-}, \mathrm{I}_{\text {SENSE2 }}{ }^{+}, \mathrm{I}_{\text {SENSE2 }}{ }^{-}$) | $\Delta V_{\text {SENSE }}=0 \mathrm{~V}$ |  | 60 |  | $\mu \mathrm{A}$ |

## Oscillator

| Switching Frequency | $\begin{aligned} & \mathrm{R}_{\text {SET }}=130 \mathrm{k} \\ & \mathrm{R}_{\text {SET }}=80 \mathrm{k} \\ & \mathrm{R}_{\text {SET }}=40 \mathrm{k} \\ & \hline \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 130 \\ & 212 \\ & 386 \end{aligned}$ | $\begin{aligned} & 154 \\ & 250 \\ & 465 \end{aligned}$ | $\begin{aligned} & 177 \\ & 288 \\ & 533 \end{aligned}$ | kHz kHz kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Synchronization Pulse Threshold on SYNC Pin | Rising Edge $\mathrm{V}_{\text {SYNC }}$ |  | 0.8 | 1.2 | 2 | V |
| Synchronization Frequency Range (Note: Operation Switching Frequency Equals Half of the Synchronization Frequency) | $\begin{aligned} & \mathrm{R}_{\text {SET }}=130 \mathrm{k} \\ & \mathrm{R}_{\text {SET }}=80 \mathrm{k} \\ & \mathrm{R}_{\text {SET }}=40 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 290 \\ & 550 \end{aligned}$ |  | $\begin{aligned} & 240 \\ & 392 \\ & 715 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| VRSET | $\mathrm{R}_{\text {SET }}=80 \mathrm{k}$ |  | 2.3 |  |  | V |
| Maximum Duty Cycle | $\begin{array}{r} V_{\text {FB }}=V_{\text {REF }}-25 \mathrm{mV}, R_{\text {SET }}>80 \mathrm{k} \\ R_{\text {SET }}=40 \mathrm{k} \end{array}$ | $\bullet$ | $\begin{aligned} & 90 \\ & 83 \end{aligned}$ | $\begin{aligned} & 94 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
| Duty Cycle Limit | $\begin{aligned} & \hline \mathrm{R}_{\text {SET }}=80 \mathrm{k}, \mathrm{~V}_{\mathrm{DCL}} \leq 0.3 \mathrm{~V} \\ & V_{\text {DCL }}=1.2 \mathrm{~V} \\ & V_{\text {DCL }}=V_{\text {RSET }} \\ & \hline \end{aligned}$ |  | 5075Max Duty Cycle |  |  | $\begin{aligned} & \% \\ & \% \\ & \% \end{aligned}$ |
| DCL Pin Input Current | $\mathrm{V}_{\text {DCL }} \leq 0.3 \mathrm{~V}$ | $\bullet$ |  | -0.1 | -0.3 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS The denotes the specifications which apply ver the fullo operating iunction temperature range, otherwise specifications are at $T_{J}=25^{\circ} \mathrm{C} . V_{C C}=13 \mathrm{~V}, \mathrm{R}_{S E T}=80 \mathrm{k}$, no load on any outputs, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gate Driver |  |  |  |  |  |  |
| $V_{\text {GBIAS }}$ | $\mathrm{I}_{\text {GBIAS }}<70 \mathrm{~mA}$ | $\bullet$ | 10.2 | 11 | 11.7 | V |
| BGATE1, BGATE2 High Voltage | $\begin{aligned} & 13 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 24 \mathrm{~V}, I_{\text {BGATE }}=-100 \mathrm{~mA} \\ & V_{C C}=8 \mathrm{~V}, \mathrm{I}_{\text {BGATE }}=-100 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 7.8 \\ & 3.8 \end{aligned}$ | $\begin{gathered} 9.2 \\ 5 \end{gathered}$ | 10.5 | V |
| BGATE1, BGATE2 Source Current (Peak) | Capacitive Load >22 1 F Capacitive Load $>50 \mu \mathrm{~F}$ |  |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ |  | A |
| BGATE1, BGATE2 Low Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 24 \mathrm{~V}$, $\mathrm{I}_{\text {BGATE }}=100 \mathrm{~mA}$ | $\bullet$ |  | 0.5 | 0.7 | V |
| BGATE1, BGATE2 Sink Current (Peak) | Capacitive Load $>22 \mu \mathrm{~F}$ Capacitive Load $>50 \mu \mathrm{~F}$ |  |  | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ |  | A |
| SGATE1, SGATE2 High Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 24 \mathrm{~V}$, $\mathrm{I}_{\text {SGATE }}=-20 \mathrm{~mA}$ | $\bullet$ | 4.5 | 5.5 | 6.7 | V |
| SGATE1, SGATE2 Low Voltage | $8 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 24 \mathrm{~V}$, $\mathrm{I}_{\text {SGATE }}=20 \mathrm{~mA}$ |  |  | 0.5 | 0.7 | V |
| SGATE1, SGATE2 Peak Current | 500pF Load |  |  | 100 |  | mA |
| Delay of BGATE High | DELAY Pin and RSET Pin Shorted <br> $V_{\text {delay }}=1 \mathrm{~V}$ <br> $V_{\text {DELAY }}=0.5 \mathrm{~V}$ <br> $V_{\text {DELAY }}=0.25 \mathrm{~V}$ |  |  | $\begin{aligned} & 100 \\ & 150 \\ & 250 \\ & 500 \end{aligned}$ |  | ns ns ns ns |
| Delay Pin Input Current | $V_{\text {DELAY }}=0.25 \mathrm{~V}$ | $\bullet$ |  | -0.1 | -0.3 | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT3782AE is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3782AI is guaranteed to meet performance specifications over the
full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The maximum ambient temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.
Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## TYPICAL PGRFORMAOCE CHARACTERISTICS $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted.



## TYPICAL PGRFORMAOCE CHARACTERISTICS $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, unless otherwise noted.




Switching Frequency
vs Duty Cycle


SGATE (Low) to BGATE (High)
Delay vs $\mathrm{V}_{\text {DELAY }}\left(\mathrm{R}_{\text {SET }}=80 \mathrm{k}\right)$


3782A G07
Maximum Duty Cycle Limit
vs $V_{\text {DCL }}\left(R_{\text {SET }}=80 \mathrm{k}\right)$


## PIn functions (fevfo)

SGATE2 (Pin 1/Pin 26): Second Phase Synchronous Drive Signal. An external driver buffer is needed to drive the top synchronous power FET.

SGATE1 (Pin 2/Pin 27): First Phase Synchronous Drive Signal. An external driver buffer is needed to drive the top synchronous power FET.
GND (Pin 4, Exposed Pad Pin 29/Pin 28, Exposed Pad Pin 29): Ground. Solder the exposed pad to the PCB ground plane for rated thermal performance. The exposed pad should be connected to the GND pin as close to the IC as possible.

SYNC (Pin 5/Pin 1): Synchronization Input. The pulse width can range from $10 \%$ to $70 \%$. Note that the operating frequency is half of the sync frequency.
DELAY (Pin 6/Pin 2): When synchronous drivers are used, the programmable delay that delays BGATE turns on after SGATE turns off.

DCL (Pin 7/Pin 3): This pin programs the limit of the maximum duty cycle. When connected to $\mathrm{V}_{\text {RSET }}$, it operates at natural maximum duty cycle, approximately $90 \%$.
SENSE1+ (Pin 8/Pin 4): FirstPhase CurrentSense Amplifier Positive Input. An RC filter is required across the current sense resistor. Current limit threshold is set at 63 mV .

SENSE1- (Pin 9/Pin 5): First Phase Current Sense Amplifier Negative Input.

SLOPE (Pin 10/Pin 6): A resistor from SLOPE to GND increases the internal current mode PWM slope compensation.
Ret $_{\text {SET }}$ (Pin 11/Pin 7): A resistor from R $_{\text {SET }}$ to GND sets the oscillator charging current and the operating frequency.

SENSE2 (Pin 12/Pin 8): Second Phase Current Sense Amplifier Negative Input.
SENSE2+ (Pin 13/Pin 10): Second Phase Current Sense Amplifier Positive Input. An RC filter is required across the current sense resistor. Current limit threshold is set at 63 mV .

SS (Pin 14/Pin 11): Soft-Start. A capacitor on this pin sets the output ramp up rate. The typical time for SS to reach the programmed level is $(\mathrm{C} \cdot 2.44 \mathrm{~V}) / 10 \mu \mathrm{~A}$.
$\mathbf{V}_{\mathbf{C}}$ (Pin15/Pin 12): The output of the $\mathrm{g}_{\mathrm{m}}$ error amplifier and the control signal of the current loop of the current-mode PWM. Switching starts at 0.7 V , and higher $\mathrm{V}_{\mathrm{C}}$ voltages corresponds to higher inductor current.

FB (Pin 16/Pin 13): Error Amplifier Inverting Input. A resistor divider to this pin sets the output voltage.

RUN (Pin 17/Pin 14): LT3782A goes into shutdown mode when $V_{\text {RUN }}$ is below 2.3 V and goes to low bias current shutdown mode when $\mathrm{V}_{\text {RUN }}$ is below 0.3 V .

VeE2 (Pin 19/Pin 16): Gate Driver BGATE2 Ground. This pin should be connected to ground as close to the IC as possible.
BGATE2 (Pin 20/Pin 17): Second Phase MOSFET Driver.
GBIAS2 (Pin 21/Pin 18): Bias for Gate Driver BGATE2. Should be connected to GBIAS or an external power supply between 12 V to 14 V .

GBIAS1 (Pin 22/Pin 21): Bias for Gate Driver BGATE1. Should be connected to GBIAS2.

BGATE1 (Pin 23/Pin 22): First Phase MOSFET Driver.
$\mathbf{V}_{\mathrm{EE} 1}$ (Pin 24/Pin 23): Gate Driver BGATE1 Ground. This pin should be connected to ground as close to the IC as possible.

VCC (Pin 27/Pin 24): Chip Power Supply. Good supply bypassing is required.
GBIAS (Pin 28/Pin 25): Internal 11V regulator output for biasing internal circuitry. Should be connected to GBIAS1 and GBIAS2. A bypass low ESR capacitor of $2 \mu \mathrm{~F}$ or larger is needed and should be connected directly to the pin to minimize parasitic impedance.
NC (Pins 3, 18, 25, 26/Pins 9, 15, 19, 20): NotConnected. Can be connected to GND.

## BLOCK DIAGRAM



## APPLICATIONS INFORMATION

## Operation

The LT3782A is a two phase constant frequency current mode boost controller. Switching frequency can be programmed up to 500 kHz . During normal switching cycles, the two channels are controlled by internal flip-flops and are 180 degrees out-of-phase.
Referring to the Block Diagram, the LT3782A's basic functions include a transconductance amplifier $\left(g_{m}\right)$ to regulate the output voltage and to control the current mode PWM current loop. It also includes the necessary logic and flipflop to control the PWM switching cycles, two high speed gate drivers to drive high power N-channel MOSFETs, and 2-phase control signals to drive external gate drivers for optional synchronous operation.
In normal operation, each switching cycle starts with a switch turn-on. The inductor current of each channel is sampled through the current sense resistor and amplified then compared to the error amplifier output $V_{C}$ to turn the switch off. The phase delay of the second channel is controlled by the divide-by-two D flip-flop and is exactly 180 degrees out-of-phase of the first channel. With a resistor divider connected to the FB pin, the output voltage is programmed to the desired value. The 10 V gate drivers are sufficient to drive most high power N -channel MOSFET in many industrial applications.

Additional important features include shutdown, current limit, soft-start, synchronization and programmable maximum duty cycle. Additional slope compensation can be added also.

## Output Voltage Programming

With a 2.44 V feedback reference voltage $\mathrm{V}_{\text {REF }}$, the output $V_{\text {OUT }}$ is programmed by a resistor divider as shown in the Block Diagram.

$$
V_{\text {OUT }}=2.44\left(1+\frac{R_{\mathrm{F} 1}}{\mathrm{R}_{\mathrm{F} 2}}\right)
$$

## Soft-Start and Shutdown

During soft-start, the voltage on the SS pin ( $\mathrm{V}_{S S}$ ) controls the output voltage. The output voltage thus ramps up following $\mathrm{V}_{\mathrm{SS}}$. The effective range of $\mathrm{V}_{\mathrm{SS}}$ is from 0 V to 2.44 V . The typical time for the output to reach the programmed level is:

$$
\mathrm{t}=\frac{\mathrm{C} \cdot 2.44 \mathrm{~V}}{10 \mu \mathrm{~A}}
$$

C is the capacitor connected from the SS pin to GND.

## Undervoltage Lockout and Shutdown

Only when $\mathrm{V}_{\text {RUN }}$ is higher than $2.45 \mathrm{~V} \mathrm{~V}_{\mathrm{GBI}}$ aS will be active and the switching enabled. The LT3782A goes into low current shutdown when $\mathrm{V}_{\mathrm{RUN}}$ is below 0.3 V . A resistor divider can be used on RUN pin to set the desired $V_{C C}$ undervoltage lockout voltage. 80 mV of hysteresis is built in on RUN pin thresholds.

## Oscillation Frequency Setting and Synchronization

The switching frequency of LT3782A can be set up to 500 kHz by a resistor $\mathrm{R}_{\text {FREQ }}$ from pin R $\mathrm{R}_{\text {SET }}$ to ground.

$$
\text { For } \mathrm{f}_{\mathrm{SET}}=250 \mathrm{kHz}, \mathrm{R}_{\text {FREQ }}=80 \mathrm{k}
$$

Once the switching frequency $f_{S E T}$ is chosen, $R_{\text {FREQ }}$ can be found from the Switching Frequency vs R FREQ $^{\text {graph found }}$ under the Typical Performance Characteristics section.

Note that because of the 2-phase operation, the internal oscillator is running at twice the switching frequency. To synchronize the LT3782A to the system frequency fSYSTEM, the synchronizing frequency fSYNC should be two times $\mathrm{f}_{\text {SYSTEM }}$, and the LT3782A switching frequency $\mathrm{f}_{\text {SET }}$ should be set below $80 \%$ of $\mathrm{f}_{\text {SYSTEM }}$.

$$
\mathrm{f}_{\text {SYNC }}=2 \mathrm{f}_{\text {SYSTEM }} \text { and } \mathrm{f}_{\text {SET }}<\left(\mathrm{f}_{\text {SYSTEM }} \bullet 0.8\right)
$$

For example, to synchronize the LT3782A to 200kHz system frequency $\mathrm{f}_{\text {SYSTEM, }}$ f $\mathrm{f}_{\text {SYN }}$ needs to be set at 400 kHz and $\mathrm{f}_{\text {SET }}$ needs to be set at 160 kHz . From the Switching Frequency vs RFREQ graph found under the Typical Performance Characteristics section, $R_{\text {FREQ }}=130 \mathrm{k}$.

## APPLICATIONS INFORMATION

With a200ns one-shottimer on chip, the LT3782A provides flexibility on the external sync pulse width. The sync pulse threshold is about 1.2 V (Figure 1). This pin can be floated when the sync function is not used.

## Current Limit

Current limit is set by the 63mV threshold across SEN1P, SEN1N for channel one and SEN2P, SEN2N for channel two. By connecting an external resistor $\mathrm{R}_{\mathrm{S}}$ (see Block Diagram), the current limit is set for $63 \mathrm{mV} / \mathrm{R}_{S}$. $\mathrm{R}_{\mathrm{S}}$ should be placed very close to the power switch with very short traces. A low pass $R_{C}$ filter is needed across $R_{S}$ to filter out the switching spikes. Good Kelvin sensing is required for accurate current limit. The input bypass capacitor ground should be at the same ground point of the current sense resistor to minimize the ground current path.

## Synchronous Rectifier Switches

For high output voltage applications, the power loss of the catch diodes are relatively small because of high duty cycle. If diodes power loss or heat is a concern, the LT3782A provides PWM signals through SGATE1 and SGATE2 pins
to drive external MOSFET drivers for synchronous rectifier operation. Note that SGATE drives the top switch and BGATE drives the bottom switch. To avoid cross conduction between top and bottom switches, the BGATE turn-on is delayed 100ns (when DELAY pin is tied to $R_{\text {SET }}$ pin) from SGATE turn-off (see Figure 2). If a longer delay is needed to compensate for the propagation delay of external gate driver, a resistor divider can be used from $\mathrm{R}_{\text {SET }}$ to ground to program $V_{\text {DELAY }}$ for the longer delay needed. For example, for a switching frequency of 250 kHz and delay of 150 ns , then R RREQ1 $+\mathrm{R}_{\text {FREQ2 }}$ should be 80k and $\mathrm{V}_{\text {DELAY }}$ should be 1 V , with $\mathrm{V}_{\text {RSET }}=2.3 \mathrm{~V}$ then $\mathrm{R}_{\text {FREQ1 }}=47.5 \mathrm{k}$ and $\mathrm{R}_{\text {FREQ2 }}$ $=32.5 \mathrm{k}$ (see Figure 3).

## Duty Cycle Limit

When DCL pin is shorted to RSET pin and switching frequency is less than 250 kHz ( $\mathrm{R}_{\text {FREQ }}>80 \mathrm{k}$ ), the maximum duty cycle of LT3782A will be at least $90 \%$. The maximum duty cycle can be clamped to $50 \%$ by grounding the DCL pin or to $75 \%$ by forcing the $V_{\text {DCL }}$ voltage to 1.2 V with a resistor divider from R RET pin to ground. The typical DCL pin input current is $0.1 \mu \mathrm{~A}$.


Figure 1. Synchronizing with External Clock


Figure 2. Delay Timing


Figure 3. Increase Delay Time

## APPLICATIONS INFORMATION

## Slope Compensation

The LT3782A is designed for high voltage and/or high current applications, and very often these applications generate noise spikes that can be picked up by the current sensing amplifier and cause switching jitter. To avoid switching jitter, careful layout is absolutely necessary to minimize the current sensing noise pickup. Sometimes increasing slope compensation to overcome the noise can help to reduce jitter. The built-in slope compensation can be increased by adding a resistor RSLOPE from SLOPE pin to ground. Note that smaller R SLOPE $^{\text {increases }}$ slope compensation and the minimum $\mathrm{R}_{\text {SLOPE }}$ allowed is RFREQ/2.

## Layout Considerations

To prevent EMI, the power MOSFETs and input bypass capacitor leads should be kept as short as possible. A ground plane should be used under the switching circuitry to prevent interplane coupling and to act as a thermal spreading path. Note that the bottom pad of the package is the heat sink, as well as the IC signal ground, and must be soldered to the ground plane.

In a boost converter, the conversion gain (assuming 100\% efficiency) is calculated as (ignoring the forward voltage drop of the boost diode):

$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{1}{1-D}
$$

where $D$ is the duty ratio of the main switch. $D$ can then be estimated from the input and output voltages:

$$
\mathrm{D}=1-\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}} ; \mathrm{D}_{\mathrm{MAX}}=1-\frac{\mathrm{V}_{\text {IN(MIN })}}{\mathrm{V}_{\text {OUT }}}
$$

## The Peak and Average Input Currents

The control circuit in the LT3782A measures the input current by using a sense resistor in each MOSFET source, so the output current needs to be reflected back to the input in order to dimension the power MOSFET properly.

Based on the fact that, ideally, the output power is equal to the input power, the maximum average input current is:

$$
I_{\mathrm{IN}(\mathrm{MAX})}=\frac{I_{0(\mathrm{MAX})}}{1-\mathrm{D}_{\mathrm{MAX}}}
$$

The peak current is:

$$
I_{I_{(P E A K)}}=1.2 \cdot \frac{I_{0(M A X)}}{1-D_{\text {MAX }}}
$$

The maximum duty cycle, $\mathrm{D}_{\text {max }}$, should be calculated at minimum $\mathrm{V}_{\mathrm{IN}}$.

## Power Inductor Selection

In a boost circuit, a power inductor should be designed to carry the maximum input DC current. The inductance should be small enough to generate enough ripple current to provide adequate signal to noise ratio to the LT3782A. An empirical starting of the inductor ripple current (per phase) is about $40 \%$ of maximum DC current, which is half of the input DC current in a 2-phase circuit:

$$
\Delta L_{\mathrm{L}} \cong 40 \% \cdot \frac{I_{\text {OUT (MAX) }} \cdot V_{\text {OUT }}}{2 V_{I N}}=20 \% \cdot \frac{I_{\text {OUT (MAX) }} \cdot V_{\text {OUT }}}{V_{\text {IN }}}
$$

where $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ and $\mathrm{I}_{\text {OUT }}$ are the DC input voltage, output voltage and output current, respectively.

And the inductance is estimated to be:

$$
L=\frac{V_{I N} \bullet D}{f_{S} \bullet \Delta I_{L}}
$$

where $\mathrm{f}_{\mathrm{s}}$ is the switching frequency per phase.
The saturation current level of inductor is estimated to be:

$$
\mathrm{I}_{\mathrm{SAT}} \geq \frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}+\frac{\mathrm{I}_{\mathrm{IN}}}{2} \cong 70 \% \cdot \frac{\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \bullet \mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})}}
$$

## APPLICATIONS INFORMATION

## Sense Resistor Selection

During the switch on-time, the control circuit limits the maximum voltage drop across the sense resistor to about 63 mV . The peak inductor current is therefore limited to $63 \mathrm{mV} / \mathrm{R}$. The relationship between the maximum load current, duty cycle and the sense resistor $\mathrm{R}_{\text {SENSE }}$ is:

$$
R \leq V_{\text {SENSE(MAX) }} \cdot \frac{1-\mathrm{D}_{\operatorname{MAX}}}{1.2 \cdot \frac{I_{O(\operatorname{MAX})}}{2}}
$$

## Power MOSFET Selection

Important parameters for the power MOSFET include the drain-to-source breakdown voltage ( $\mathrm{BV}_{\text {DSS }}$ ), thethreshold voltage $\left(\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}\right)$, the on-resistance ( $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$ versus gate-to-source voltage, the gate-to-source and gate-to-drain charges ( $Q_{G S}$ and $Q_{G D}$, respectively), the maximum drain current ( $\left.\mathrm{I}_{\mathrm{D}(\mathrm{MAX})}\right)$ and the MOSFET's thermal resistances ( $\mathrm{R}_{T H(J C)}$ and $\left.\mathrm{R}_{T H(J A)}\right)$.
The gate drive voltage is set by the 10 V GBIAS regulator. Consequently, 10V rated MOSFETs are required in most high voltage LT3782A applications.

Pay close attention to the BV ${ }_{\text {DSS }}$ specifications for the MOSFETs relative to the maximum actual switch voltage in the application. The switch node can ring during the turn-off of the MOSFET due to layout parasitics. Check the switching waveforms of the MOSFET directly across the drain and source terminals using the actual PC board layout (not just on a lab breadboard!) for excessive ringing.

## Calculating Power MOSFET Switching and Conduction Losses and Junction Temperatures

In order to calculate the junction temperature of the power MOSFET, the powerdissipated by the device must be known. This power dissipation is a function of the duty cycle, the load current and the junction temperature itself (due to the positive temperature coefficient of its $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$. As a result, some iterative calculation is normally required to determine a reasonably accurate value. Care should be
taken to ensure that the converter is capable of delivering the required load current over all operating conditions (line voltage and temperature), and for the worst-case specifications for $\mathrm{V}_{\text {SENSE(MAX) }}$ and the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET listed in the manufacturer's data sheet.

The power dissipated by the MOSFET in a 2-phase boost converter is:


$$
+k \cdot V_{0}^{2} \cdot \frac{\left(\frac{I_{O(M A X)}}{2}\right)}{(1-D)} \cdot C_{R S S} \bullet f
$$

The first term in the equation above represents the $I^{2} R$ losses in the device, and the second term, the switching losses. The constant, $\mathrm{k}=1.7$, is an empirical factor inversely related to the gate drive current and has the dimension of $1 /$ current. The $\rho_{T}$ term accounts for the temperature coefficient of the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET, which is typically $0.4 \% /{ }^{\circ} \mathrm{C}$. Figure 4 illustrates the variation of normalized $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ over temperature for a typical power MOSFET.


3782A F04
Figure 4. Normalized $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs Temperature

## APPLICATIONS INFORMATION

From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following formula:

$$
\mathrm{T}_{J}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{\mathrm{FET}} \cdot \mathrm{R}_{\mathrm{TH}(\mathrm{JA})}
$$

The $R_{T H(J A)}$ to be used in this equation normally includes the $\mathrm{R}_{\mathrm{TH}(\mathrm{JC})}$ for the device plus the thermal resistance from the case to the ambient temperature ( $\mathrm{R}_{\mathrm{TH}(\mathrm{CA})}$ ). This value of $T_{J}$ can then be compared to the original, assumed value used in the iterative calculation process.

## Input Capacitor Choice

The input capacitor must have high enough voltage and ripple current ratings to handle the maximum input voltage and RMS ripple current rating. The input ripple current in a boost circuit is very small because the input current is continuous. With 2-phase operation, the ripple cancellation


The RMS Ripple Current is About 29\% of the Peak-to-Peak Ripple Current.
Figure 5. Normalized Input Peak-to-Peak Ripple Current
will further reduce the input capacitor ripple current rating. The ripple current is plotted in Figure 5. Please note that the ripple current is normalized against:

$$
I_{\text {norm }}=\frac{V_{I N}}{L \bullet f_{S}}
$$

## Output Capacitor Selection

The voltage rating of the output capacitor must be greater than the maximum output voltage with sufficient derating. Because the ripple current in output capacitor is a pulsating square wave in a boost circuit, it is important that the ripple current rating of the output capacitor be high enough to deal with this large ripple current. Figure 6 shows the output ripple current in the 1- and 2-phase designs. As shown, the output ripple current of a 2-phase boost circuit reaches almost zero when the duty cycle equals $50 \%$ or the output voltage is twice as much as the input voltage. Thus the 2-phase technique significantly reduces the output capacitor size.


Figure 6. Normalized Output RMS Ripple Currents in Boost Converter: 1-Phase and 2-Phase. Iout Is the DC Output Current.

## APPLICATIONS INFORMATION

For a given $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$, we can calculate the duty cycle D and then derive the output RMS ripple current from Figure 6. After choosing output capacitors with sufficient RMS ripple current rating, we also need to consider the ESR requirement if electrolytic caps, tantalum caps, POSCAPs or SP CAPs are selected. Given the required output ripple voltage spec $\Delta V_{\text {OUT }}$ (in RMS value) and the calculated RMS ripple current $\Delta \mathrm{I}_{\text {OUT }}$, one can estimate the ESR value of the output capacitor to be

$$
\mathrm{ESR} \leq \frac{\Delta \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\mathrm{OUT}}}
$$

## External Regulator to Bias Gate Drivers

For applications with $\mathrm{V}_{\text {IN }}$ higher than 24V, the IC temperature may get too high. To reduce heat, an external regulator between 12 V to 14 V should be used to override the internal $V_{\text {GBIAS }}$ regulator to supply the current needed for BGATE1 and BGATE2 (see Figure 7).

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power ( $¥ 100 \%$ ). Percent efficiency can be expressed as:

$$
\% \text { Efficiency = 100\% - (L1 + L2 + L3 + ... })
$$

where L1, L2, etc. are the individual loss components as a percentage of the input power. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most
improvement. Although all dissipative elements in the circuit produce losses, four main sources usually account for the majority of the losses in LT3782A application circuits:

1. The supply current into $\mathrm{V}_{\text {IN }}$. The $\mathrm{V}_{\text {IN }}$ current is the sum of the $D C$ supply current $I_{Q}$ (given in the Electrical Characteristics) and the MOSFET driver and control currents. The DC supply current into the $\mathrm{V}_{\text {IN }}$ pin is typically about 7 mA and represents a small power loss (much less than 1\%) that increases with $\mathrm{V}_{\text {IN }}$. The driver current results from switching the gate capacitance of the power MOSFET; this current is typically much larger than the DC current. Each time the MOSFET is switched on and then off, a packet of gate charge $Q_{G}$ is transferred from GBIAS to ground. The resulting dQ/dt is a current that must be supplied to the GBIAS capacitor through the $V_{\text {IN }}$ pin by an external supply. In normal operation:

$$
\begin{aligned}
& I_{Q(T O T)} \approx I_{Q}=f \cdot Q_{G} \\
& P_{I C}=V_{I N} \bullet\left(I_{Q}+f \bullet Q_{G}\right)
\end{aligned}
$$

2. Power MOSFET switching and conduction losses:

$$
\begin{aligned}
& P_{\text {FET }}=\left(\frac{{\frac{I_{\text {OMAX }}}{}}_{2}^{2}}{1-D_{\text {MAX }}}\right)^{2} \cdot R_{\text {DS(ON) }} \cdot D_{\text {MAX }} \cdot \rho_{T} \\
&+k \cdot V_{0}^{2} \cdot \frac{I_{\text {OMAX }}}{2} \\
& 1-D_{\text {MAX }}
\end{aligned} C_{\text {RSS }} \cdot f \quad .
$$



Figure 7

## APPLICATIONS INFORMATION

3. The $I^{2} R$ losses in the sense resistor can be calculated almost by inspection:

$$
\mathrm{P}_{\mathrm{R}(\text { SENSE })}=\left(\frac{\frac{\mathrm{I}_{(\mathrm{MAX})}}{2}}{1-\mathrm{D}_{\mathrm{MAX}}}\right)^{2} \cdot R \cdot \mathrm{D}_{\mathrm{MAX}}
$$

4. The losses in the inductor are simply the DC input current squared times the winding resistance. Expressing this loss as a function of the output current yields:

$$
P_{R(\text { WINDING })}=\left(\frac{\frac{\mathrm{I}_{0(\mathrm{MAX})}}{2}}{1-\mathrm{D}_{\mathrm{MAX}}}\right)^{2} \cdot R_{\mathrm{W}}
$$

5. Losses in the boost diode. The power dissipation in the boost diode is:

$$
P_{\text {DIODE }}=\frac{I_{O(M A X)}}{2} \cdot V_{D}
$$

The boost diode can be a major source of power loss in a boost converter. For 13.2 V input, 42 V output at 3 A , a Schottky diode with a 0.4 V forward voltage would dissipate 600 mW , which represents about $1 \%$ of the input power. Diode losses can become significant at low output voltages where the forward voltage is a significant percentage of the output voltage.
6. Other losses, including $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{0}$ ESR dissipation and inductor core losses, generally account for less than $2 \%$ of the total losses.

## PCB Layout Considerations

To achieve best performance from an LT3782A circuit, the PC board layout must be carefully done. For lower power applications, a two-layer PC board is sufficient. However, at higher power levels, a multiplayer PC board is recommended. Using a solid ground plane under the circuit is the easiest way to ensure that switching noise does not affect the operation.

In order to help dissipate the power from MOSFETs and diodes, keep the ground plane on the layers closest to the layers where power components are mounted. Use power planes for MOSFETs and diodes in order to improve the spreading of the heat from these components into the PCB.

For best electrical performance, the LT3782A circuit should be laid out as follows:

Place all power components in a tight area. This will minimize the size of high current loops. Orient the input and output capacitors and current sense resistors in a way that minimizes the distance between the pads connected to ground plane.

Place the LT3782A and associated components tightly together and next to the section with power components.
Use a local via to ground plane for all pads that connect to ground. Use multiple vias for power components.
Connect the current sense inputs of LT3782A directly to the current sense resistor pads. Connect the current sense traces on the opposite sides of pads from the traces carrying the MOSFETs source currents to ground. This technique is referred to as Kelvin sensing.

## TYPICAL APPLICATIONS

10V to 24V Input to 24V, 8A Output Boost Converter


Efficiency


3782A TA02b

## LT3782A

TYPICAL APPLICATIONS


## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## FE Package

28-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1663 Rev K)
Exposed Pad Variation EB


## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
UFD Package
28-Lead Plastic QFN ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1712 Rev B)


NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $2 / 10$ | Change Ambient Temp on FE Package <br> Changes to Order Information <br> Addition to Note 2 <br> Change $T_{A}=25^{\circ} \mathrm{C}$ to $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ <br> Changes to Pin Functions <br> Changes to Block Diagram <br> Changes to Typical Applications |  |
|  |  | Updated Related Parts | 2 |
| B | $4 / 10$ | Add Part Numbers for D1, D2, Q1 and Q2 on Typical Application <br> Addition to Note 2 | 4 |
| C | $4 / 14$ | Adjusted RUN Threshold in the Electrical Characteristics table. <br> Changed the RUN Pin description in the Pin Functions section. <br> Changed Duty Cycle Limit in the Applications Information section. | 6 |

## TYPICAL APPLICATION

## 28V Output Base Station Power Converter with Redundant Input



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3862/LTC3862-1 | Multiphase Current Mode Step-Up DC/DC Controller | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 32 \mathrm{~V}, 5 \mathrm{~V}$ or 10 V Gate Drive, 75 kHz to 500 kHz , TSSOP-24, SSOP-24, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN-24 |
| LTC3788/LTC3788-1 | Multiphase, Dual Output Synchronous Step-Up Controller | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 38 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ Up to $60 \mathrm{~V}, 50 \mathrm{kHz}$ to $900 \mathrm{kHz}, 5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN-32, SSOP- 28 |
| LTC3813 | 100V Maximum Vout Current Mode Synchronous Step-Up DC/DC Controller | No R SENSE $^{\text {TM }}, 1 \Omega$ Gate Driver, Adjustable Off-Time, SSOP-28 |
| LTC3814-5 | 60V Maximum Vout Current Mode Synchronous Step-Up DC/DC Controller | No RSENSE, $1 \Omega$ Gate Driver, Adjustable Off-Time, TSSOP-16 |
| LTC1871/LTC1871-1/ LTC1871-7 | Wide Input Range, No RSENSE Low Quiescent Current Flyback, Boost and SEPIC DC/DC Controller | Adjustable Fixed Synchronizable 50kHz to 1MHz Operating Frequency, $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}$, MSOP-10 |
| LT3757 | Boost, Flyback, SEPIC and Inverting DC/DC Controller | $2.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$, Adjustable Fixed Synchronizable 100 kHz to 1 MHz Operating Frequency, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10 and MSOP-10E |
| LT3758 | Boost, Flyback, SEPIC and Inverting DC/DC Controller | $5.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 100 \mathrm{~V}$, Adjustable Fixed Synchronizable 100kHz to 1 MHz Operating Frequency, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10 and MSOP-10E |
| LTC3805/LTC3805-5 | Adjustable Frequency Boost, Flyback and SEPIC DC/DC Controller | $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ Limited Only by External Components, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E |
| $\begin{aligned} & \text { LTC3803/LTC3803-3/ } \\ & \text { LTC3803-5 } \end{aligned}$ | Flyback DC/DC Controller with Fixed 200kHz or 300kHz Operating Frequency | $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OuT }}$ Limited Only by External Components, 6-Pin ThinSOT™ Package |
| LTC3872 | No Resense Current Mode Boost DC/DC Controller | 550 kHz Fixed Frequency, 2.75V $\leq \mathrm{V}_{\text {IN }} \leq 9.8 \mathrm{~V}$, ThinSOT Package |
| LTC3780 | High Efficiency Synchronous 4-Switch Buck-Boost DC/DC Controller | $4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}, 0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 30 \mathrm{~V}$, SSOP-24, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN-32 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+


[^0]:    Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
    For more information on lead free part marking, go to: http://www.linear.com/leadfree/
    For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

