DC Accurate, Clock-Tunable 5th Order Butterworth Lowpass Filter

## feftures

- Clock-Tunable Cutoff Frequency
- 1mV DC Offset (Typical)
- 80dB CMRR (Typical)
- Internal or External Clock
- $50 \mu \mathrm{~V}_{\text {RMS }}$ Clock Feedthrough
- 100:1 Clock-to-Cutoff Frequency Ratio
- $95 \mu \mathrm{~V}_{\text {RMS }}$ Total Wideband Noise
- $0.01 \%$ THD at $2 \mathrm{~V}_{\text {RMS }}$ Output Level
- 50kHz Maximum Cutoff Frequency
- Cascadable for Faster Roll-Off
- Operates from $\pm 2.375$ to $\pm 8 \mathrm{~V}$ Power Supplies
- Self-Clocking with 1 RC
- Available in 8-Pin DIP and 16-Pin S0 Wide Packages


## APPLICATIONS

- Audio
- Strain Gauge Amplifiers
- Anti-Aliasing Filters
- Low Level Filtering
- Digital Voltmeters
- 60Hz Lowpass Filters
- Smoothing Filters
- Reconstruction Filters
$\mathbf{G Y}$, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.


## DESCRIPTION

The LTC ${ }^{\circledR} 1063$ is the first monolithic filter providing both clock-tunability, low DC output offset and over 12-bit DC accuracy. The frequency response of the LTC1063 closely approximates a 5th order Butterworth polynomial. With appropriate PCB layout techniques the output DC offset is typically 1 mV and is constant over a wide range of clock frequencies. With $\pm 5 \mathrm{~V}$ supplies and $\pm 4 \mathrm{~V}$ input voltage range, the CMR of the device is 80 dB .
The filter cutoff frequency is controlled either by an internal or external clock. The clock-to-cutoff frequency ratio is 100:1. The on-board clock is power supply independent, and it is programmed via an external $R C$. The $50 \mu V_{\text {RMS }}$ clock feedthrough is considerably reduced over existing monolithic filters.

The LTC1063 wideband noise is $95 \mu \mathrm{~V}_{\mathrm{RMS}}$, and it can process large AC input signals with low distortion. With $\pm 7.5 \mathrm{~V}$ supplies, for instance, the filter handles up to $4 \mathrm{~V}_{\text {RMS }}$ ( $92 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio) while the standard 1 kHz THD is below $0.02 \%$; 80 dB dynamic ranges ( $\mathrm{S} / \mathrm{N}+\mathrm{THD}$ ) is obtained with input levels between $1 \mathrm{~V}_{\text {RMS }}$ and $2.3 \mathrm{~V}_{\text {RMS }}$.
The LTC1063 is available in 8-pin miniDIP and 16-pin S0 wide packages. For a linear phase response, see LTC1065 data sheet.

## TYPICAL APPLICATION

2.5kHz 5th Order Lowpass Filter


* SELF-CLOCKING SCHEME
** IF THE INPUT VOLTAGE CAN EXCEED $\mathrm{V}^{+}$, CONNECT A SIGNAL DIODE BETWEEN PIN 1 AND $\mathrm{V}^{+}$.



## ABSOLUTE MAXIMUM RATINGS <br> (Note 1)

| Total Supply Voltage $\left(\mathrm{V}^{+}\right.$to $\left.\mathrm{V}^{-}\right) \ldots . . . . . . . . . . . . . . . . . . . . . . . ~ 16.5 V ~$ | Operating Temperature Range ................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Power Dissipation ................................ 400 mW | Storage Temperature Range ............. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage at Any Input .... $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right) \leq \mathrm{V}_{\text {IN }} \leq\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ | Lead Temperature (Soldering, 10 sec) $\ldots . . . . . . . . . . . ~$ |
| $300^{\circ} \mathrm{C}$ |  |
| Burn-In Voltage |  |

## PACKAGE/ORDER InFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICRL CHRRACTERST\|CS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock-to-Cutoff Frequency Ratio ( $\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}$ ) | $\pm 2.375 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}$ |  |  | $100 \pm 0.5$ |  |  |
| Maximum Clock Frequency (Note 2) | $\begin{aligned} & V_{S}= \pm 7.5 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V} \\ & V_{S}= \pm 2.5 \mathrm{~V} \end{aligned}$ |  |  | 5 4 3 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Minimum Clock Frequency (Note 3) | $\pm 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}<85^{\circ} \mathrm{C}$ |  |  | 30 |  | Hz |
| Input Frequency Range |  |  | 0 |  | 0.9fCLK |  |
| Filter Gain | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=250 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{IN}}=250 \mathrm{~Hz} \end{aligned}$ | $\bullet$ | $\begin{array}{r} -3.5 \\ -3.6 \\ \hline \end{array}$ | $\begin{array}{r} -3.0 \\ -3.0 \\ \hline \end{array}$ | $\begin{aligned} & -2.5 \\ & -2.4 \end{aligned}$ | dB dB |
|  | $\begin{aligned} & V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz} \\ & \mathrm{f}_{\text {IN }}=100 \mathrm{~Hz} \end{aligned}$ |  |  | 0 |  | dB |
|  | $\mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}=0.2 \mathrm{f}_{\mathrm{C}}$ | $\bullet$ | $\begin{aligned} & -0.06 \\ & -0.075 \end{aligned}$ | $\begin{aligned} & -0.01 \\ & -0.01 \end{aligned}$ | $\begin{aligned} & \hline 0.04 \\ & 0.055 \end{aligned}$ | dB dB |
|  | $\mathrm{f}_{\mathrm{IN}}=2.5 \mathrm{kHz}=0.5 \mathrm{f}_{\mathrm{C}}$ | $\bullet$ | $\begin{aligned} & -0.09 \\ & -0.14 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.16 \end{aligned}$ | $\begin{aligned} & 0.41 \\ & 0.46 \end{aligned}$ | dB dB |
|  | $\mathrm{f}_{\mathrm{IN}}=4 \mathrm{kHz}=0.8 \mathrm{f}_{\mathrm{C}}$ | - | $\begin{aligned} & -0.5 \\ & -0.6 \end{aligned}$ | $\begin{aligned} & -0.2 \\ & -0.2 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | dB dB |
| 1063fa |  |  |  |  |  |  |

## ELECTRICFL CHARACTERSTAS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $V_{S}= \pm 5 \mathrm{~V}$, $\mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

ELECARICAL CHARACFRISTICS The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Current | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}$ | $\bullet$ |  | 2.7 | $\begin{aligned} & 4.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | $\bullet$ |  | 5.5 | $\begin{array}{r} 8 \\ 11 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}$ | $\bullet$ |  | 7.0 | $\begin{aligned} & 11 \\ & 14.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The maximum clock frequency criterion is arbitrarily defined as: The frequency at which the filter AC response exhibits $\geq 1 \mathrm{~dB}$ of gain peaking.
Note 3: At limited temperature ranges (i.e., $\mathrm{T}_{\mathrm{A}} \leq 50^{\circ} \mathrm{C}$ ) the minimum clock frequency can be as low as 10 Hz . The minimum clock frequency is arbitrarily defined as: the clock frequency at which the output DC offset changes by more than 1 mV .

Note 4: The wideband noise specification does not include the clock feedthrough.
Note 5: To properly evaluate the filter's harmonic distortion an inverting output buffer is recommended as shown in the Test Circuit. An output buffer is not necessarily needed when measuring output DC offset or wideband noise.
Note 6: The output DC offset is optimized for $\pm 5 \mathrm{~V}$ supply. The output DC offset shifts when the power supplies change; however this phenomenon is repeatable and predictable.

## TYPICAL PERFORMANCE CHARACTERISTICS



1063 G01

Output Offset vs Clock, Low Clock Rates


Output Offset vs Clock, Medium Clock Rates


## TYPICAL PERFORMANCE CHARACTERISTICS



THD + Noise vs Input Voltage;
$\mathrm{V}_{\mathrm{S}}=$ Single 5 V


1063 G07


Gain vs Frequency; $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$


THD vs Frequency;
$\mathrm{V}_{\mathrm{S}}=$ Single 5 V


THD + Noise vs Input Voltage;
$V_{S}= \pm 7.5 \mathrm{~V}$


Gain vs Frequency; $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$


THD + Noise vs Input Voltage;
$V_{S}= \pm 5 \mathrm{~V}$


THD vs Frequency;


## TYPICAL PERFORMAOCE CHARACTERISTICS



## PIn fUnCTIOnS

## Power Supply Pins (Pins 6, 3, N Package)

The positive and negative supply pin should be bypassed with a high quality $0.1 \mu$ F ceramic capacitor. In applications where the clock pin (5) is externally swept to provide several cutoff frequencies, the output DC offset variation is minimized by connecting an additional $1 \mu \mathrm{~F}$ solid tantalum capacitor in parallel with the $0.1 \mu \mathrm{~F}$ disc ceramic. This technique was used to generate the graphs of the output DC offset variation versus clock; they are illustrated in the Typical Performance Characteristics section.

When the power supply voltage exceeds $\pm 7 \mathrm{~V}$, and when $\mathrm{V}^{-}$ is applied before $\mathrm{V}^{+}$, if $\mathrm{V}^{+}$is allowed to go below ground, connect a signal diode between the positive supply pin and ground to prevent latch-up (see Typical Applications).

## Ground Pin (Pin 2, N Package)

The ground pin merges the internal analog and digital ground paths. The potential of the ground pin is the reference for the internal switched-capacitor resistors, and the reference for the external clock. The positive input of the internal op amp is also tied to the ground pin.

For dual supply operation, the ground pin should be connected to a high quality AC and DC ground. A ground plane, if possible, should be used. A poor ground will degrade DC offset and it will increase clock feedthrough, noise and distortion.

A small amount of AC current flows out of the ground pin whether or not the internal oscillator is used. The frequency of the ground current equals the frequency of the internal or external clock. The average value of this current is approximately $55 \mu \mathrm{~A}, 110 \mu \mathrm{~A}, 170 \mu \mathrm{~A}$ for $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 7.5 \mathrm{~V}$ supplies respectively.

For single supply operation, the ground pin should be preferably biased at half supply (see Typical Applications).

## Vos Adjust Pin (Pin 8, N Package)

The $V_{\text {Os }}$ adjust pin can be used to trim any small amount of output DC offset voltage or to introduce a desired output

DC level. The DC gain from the $\mathrm{V}_{0 S}$ adjust pin to the filter output pin equals two.
Any DC voltage applied to this pin will reflect at the output pin of the filter multiplied by two.

If the $\mathrm{V}_{\text {OS }}$ adjust pin is not used, it should be shorted to the ground pin. The DC bias current flowing into the $\mathrm{V}_{0 S}$ adjust pin is typically 10 pA .
Pin 8 should always be connected to an AC ground; AC signals applied to this pin will degrade the filter response.

## Input Pin (Pin 1, N Package)

Pin 1 is the filter input and it is connected to an internal switched-capacitor resistor. If the input pin is left floating, the filter output will saturate. The DC input impedance of pin 1 is very high; with $\pm 5 \mathrm{~V}$ supplies and 1 MHz clock, the DC input impedance is typically $1 G \Omega$. A resistor, $\mathrm{R}_{\text {IN }}$, in series, with the input pin will not alter the value of the filter's DC output offset (Figure 1). R IIN should, however, be limited to a maximum value (Table 1), otherwise the filter's passband flatness will be affected. Refer to the Applications Information section for more details.


Figure 1.
Table 1. $\mathrm{R}_{\mathrm{IN}_{(\text {(MAX })}}$ vs Clock and Power Supply

|  | $\mathrm{R}_{\text {IN(MAX) }}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ |
| $\mathrm{f}_{\text {CLK }}=4 \mathrm{MHz}$ | 2.2 k | - | - |
| $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHz}$ | 3.4k | 2.9k | - |
| $\mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}$ | 5.5k | 5k | 2.7k |
| $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ | 11k | 11k | 9.2k |
| $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | 24k | 23k | 21k |
| $\mathrm{f}_{\text {CLK }}=100 \mathrm{kHz}$ | 120k | 120k | 110k |

## PIn functions

Output Pin (Pin 7, N Package)
Pin 7 is the filter output. This pin can typically source over 20 mA and sink 2 mA . Pin 7 should not drive long coax cables, otherwise the filter's total harmonic distortion will degrade.

## Clock Input Pin (Pin 5, N Package)

An external clock when applied to pin 5 tunes the filter cutoff frequency. The clock-to-cutoff frequency ratio is 100:1. The high ( $\mathrm{V}_{\mathrm{HIGH}}$ ) and low (VLOW) clock logic threshold levels are illustrated in Table 2. Square wave clocks with duty cycles between $30 \%$ and $50 \%$ are strongly recommended. Sinewave clocks are not recommended.

Table 2. Clock Pin Threshold Levels

| POWER SUPPLY | $\mathbf{V}_{\text {HIGH }}$ | $\mathbf{V}_{\text {LOW }}$ |
| :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ | 1.5 V | 0.5 V |
| $\mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | 3 V | 1 V |
| $\mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | 4.5 V | 1.5 V |
| $\mathrm{~V}_{\mathrm{S}}= \pm 8 \mathrm{~V}$ | 4.8 V | 1.6 V |
| $\mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ | 4 V | 3 V |
| $\mathrm{~V}_{\mathrm{S}}=12,0 \mathrm{~V}$ | 9.6 V | 7.2 V |
| $\mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}, 0 \mathrm{~V}$ | 12 V | 9 V |

## Clock Output Pin (Pin 4, N Package)

Any external clock applied to the clock input pin appears at the clock output pin. The duty cycle of the clock output equals the duty cycle of the external clock applied to the clock input pin. The clock output pin swings to the power supply rails. When the LTC1063 is used in a self-clocking mode, the clock of the internal oscillator appears at the clock output pin with a $30 \%$ duty cycle. The clock output pin can be used to drive other LTC1063s or other ICs. The maximum capacitance, $\mathrm{C}_{\mathrm{L}(\mathrm{MAX})}$, the clock output pin can drive is illustrated in Figure 2.


Figure 2. Maximum Load Capacitance at the Clock Output Pin


Figure 3. Test Circuit for THD

## APPLICATIONS InFORMATION

## Self-Clocking Operation

The LTC1063 features an internal oscillator which can be tuned via an external RC. The LTC1063's internal oscillator is primarily intended for generation of clock frequencies below 500 kHz . The first curve of the Typical Performance Characteristics section shows how to quickly choose the value of the RC for a given frequency. More precisely, the frequency of the internal oscillator is equal to:

$$
f_{C L K}=K / R C
$$

For clock frequencies ( $\mathrm{f}_{\mathrm{CLK}}$ ) below 100kHz, K equals 1.07. Figure 4b shows the variation of the parameter K versus clock frequency and power supply. First choose the desired clock frequency, ( $f_{\text {CLK }}<500 \mathrm{kHz}$ ), then through Figure 4 b pick the right value of K , set $\mathrm{C}=200 \mathrm{pF}$ and solve for R.
Example 1: $\mathrm{f}_{\text {CUTOFF }}=2 \mathrm{kHz}, \mathrm{f}_{\text {CLK }}=200 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$,

$$
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~K}=1.0, \mathrm{C}=200 \mathrm{pF}
$$

then,

$$
R=(1.0) /(200 \mathrm{kHz} \times 204 \mathrm{pF})=24.5 \mathrm{k} .
$$



Figure 4a.


1063 F04b
Figure 4b. flck vs K

Note a 4 pF parasitic capacitance is assumed in parallel with the external 200 pF timing capacitor. Figure 5 shows the clock frequency variation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. The 200 kHz clock of Example 1 will change by $-1.75 \%$ at $85^{\circ} \mathrm{C}$.


Figure 5. fclk vs Temperature
For a very limited temperature range, the internal oscillator of the LTC1063 can be used to generate clock frequencies above 500 kHz (Figures 6 and 7). The data of Figure 6 is derived from several devices. For a given external (RC) value, the observed device-to-device clock frequency variation was $\pm 1 \%\left(V_{S}= \pm 5 \mathrm{~V}\right)$, and $\pm 1.25 \%$ for $V_{S}= \pm 2.5 \mathrm{~V}$.
Example 2: $\quad \mathrm{f}_{\text {CUTOFF }}=20 \mathrm{kHz}, \mathrm{f}_{\text {CLK }}=2 \mathrm{MHz}, \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}=10 \mathrm{pF}$
from Figure $6, K=0.575$,
and,
$R=(0.575) /(2 \mathrm{MHz} \times 14 \mathrm{pF})=20.5 \mathrm{k}$.


1063 F06
Figure 6. $\mathrm{f}_{\text {CLK }}$ vs K

APPLICATIONS INFORMATION


Figure 7. fcLk vs K
A 4pF parasitic capacitance is assumed in parallel with the external 10 pF capacitor. $\mathrm{A} \pm 1 \%$ clock frequency variation from device to device can be expected. The 2 MHz clock frequency designed above will typically drift to 1.74MHz at $70^{\circ} \mathrm{C}$ (Figure 7).
The internal clock of the LTC1063 can be overridden by an external clock provided that the external clock source can drive the timing capacitor, C , which is connected from the clock input pin to ground.

## Output Offset

The DC output offset of the LTC1063 is trimmed to typically less than $\pm 1 \mathrm{mV}$. The trimming is done at $\mathrm{V}_{\mathrm{S}}=$ $\pm 5 \mathrm{~V}$. To obtain optimum DC offset performance, appropriate PC layout techniques should be used and the filter IC should be soldered to the PC board. A socket will degrade the output DC offset by typically 1 mV . The output DC offset is sensitive to the coupling of the clock output pin 4 ( N package) to the negative power supply pin 3 (N package). The negative supply pin should be well decoupled. When the surface mount package is used, all the unused pins should be grounded.

When the power supplies are fixed, the output DC offset should not change by more than $\pm 100 \mu \mathrm{~V}$ over 10 Hz to 1 MHz clock frequency variation. When the filter clock frequency is fixed, the output DC offset will typically change by $-4 \mathrm{mV}(2 \mathrm{mV})$ when the power supply varies from $\pm 5 \mathrm{~V}$ to $\pm 7.5 \mathrm{~V}( \pm 2.5 \mathrm{~V})$. See Typical Performance Characteristics.

## Common Mode Rejection Ratio

The common mode rejection ratio is defined as the change of the output DC offset with respect to the DC change of the input voltage applied to the filter.

$$
\mathrm{CMRR}=20 \log \left(\Delta \mathrm{~V}_{\text {OS OUT }} / \Delta \mathrm{V}_{\text {IN }}\right)(\mathrm{dB})
$$

Table 3 illustrates the common mode rejection for three power supplies and three temperatures. The common mode rejection improves if the output offset is adjusted to approximately OV . The output offset can be adjusted via pin 8 (N package) (see Typical Applications).

Table 3. CMRR Data, $\mathrm{f}_{\text {cLK }}=100 \mathrm{kHz}$

| POWER SUPPLY | $\Delta \mathbf{V}_{\text {IN }}$ | $-40^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $\mathbf{8 5}{ }^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ <br> $\left(\mathrm{V}_{\text {os }}\right.$ Nulled) |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\pm 2.5 \mathrm{~V}$ | $\pm 1.8 \mathrm{~V}$ | 76 dB | 78 dB | 76 dB | 85 dB |
| $\pm 5 \mathrm{~V}$ | $\pm 4 \mathrm{~V}$ | 74 dB | 79 dB | 75 dB | 82 dB |
| $\pm 7.5 \mathrm{~V}$ | $\pm 6 \mathrm{~V}$ | 70 dB | 72 dB | 74 dB | 76 dB |

The above data is valid for clock frequencies up to $800 \mathrm{kHz}, 900 \mathrm{kHz}, 1 \mathrm{MHz}$, for $\mathrm{V}_{S}= \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 7.5 \mathrm{~V}$ respectively.

## Clock Feedthrough

Clock feedthrough is defined as the RMS value of the clock frequency and its harmonics which are present at the filter's output pin. The clock feedthrough is tested with the filter input grounded and it depends on the quality of the PC board layout and power supply decoupling. Any parasitic switching transients, during the rise and fall of the incoming clock, are not part of the clock feedthrough specifications; their amplitude strongly depends on scope probing techniques as well as ground quality and power supply bypassing. For a power supply $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$, the clock feedthrough of the LTC1063 is $50 \mu \mathrm{~V}_{\text {RMS }}$; for $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}$, the clock feedthrough approaches $75 \mu V_{\text {RMS }}$. Figure 8 shows a typical scope photo of the LTC1063 output pin when the input pin is grounded. The filter cutoff frequency was 1 kHz , while scope bandwidth was chosen to be 1 MHz such as switching transients above the 100 kHz clock frequency will show.

## Wideband Noise

The wideband noise of the filter is the RMS value of the device's output noise spectral density. The wideband noise data is used to determine the operating signal-to-

## APPLICATIONS INFORMATION

noise ratio at a given distortion level. The wideband noise ( $\mu \mathrm{V}_{\text {RMS }}$ ) is nearly independent of the value of the clock frequency and excludes the clock feedthrough. The LTC1063's typical wideband noise is $95 \mu \mathrm{~V}_{\text {RMS }}$. Figure 9 shows the same scope photo as Figure 8 but with a more sensitive vertical scale: The clock feedthrough is imbedded in the filter's wideband noise. The peak-to-peak wideband noise of the filter can be clearly seen; it is approximately $500 \mu \mathrm{~V}_{\text {p-p. }}$. Note that $500 \mu \mathrm{~V}_{\text {p-p }}$ equals the $95 \mu V_{\text {RMS }}$ wideband noise of the part, multiplied by a crest factor or 5.25.


Figure 8. LTC1063 Output Clock Feedthrough + Noise


Figure 9. LTC1063 Output Clock Feedthrough + Noise

## Aliasing

Aliasing is an inherent phenomenon of sampled data filters and it primarily occurs when the frequency of an input signal approaches the sampling frequency. For the LTC1063, an input signal whose frequency is in the range of $f_{\text {CLK }} \pm 6 \%$ will generate an alias signal into the filter's passband and stopband. Table 4 shows details.
Example: LTC1063, $\mathrm{f}_{\mathrm{CLK}}=20 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=200 \mathrm{kHz}$,

$$
\begin{aligned}
& f_{\text {IIN }}=\left(19.6 \mathrm{kHz}, 100 \mathrm{mV} \mathrm{~V}_{\text {RMS }}\right) \\
& f_{\text {ALIAS }}=(400 \mathrm{~Hz}, 3.16 \mathrm{mV} \text { RMS })
\end{aligned}
$$

An input RC can be used to attenuate incoming signals close to the filter clock frequency (Figure 10). A Butterworth passband response will be maintained if the value of the input resistor follows Table 1.

Table 4. Aliasing Data

| INPUT FREQUENCY | OUTPUT FREQUENCY | OUTPUT AMPLITUDE REFERENCED TO INPUT SIGNAL |
| :---: | :---: | :---: |
| $0.9995 f_{\text {CLK }}$ | $0.0005 \mathrm{f}_{\text {CLK }}$ | 0 dB |
| 0.995 flLk | $0.005 \mathrm{f}_{\text {CLK }}$ | 0 dB |
| 0.99 fllk | 0.01 fCLK | -3 dB |
| $0.9875 \mathrm{f}_{\text {CLK }}$ | 0.0125 f CLK | -10.2 dB |
| $0.985 \mathrm{f}_{\text {CLK }}$ | $0.015 \mathrm{f}_{\text {CLK }}$ | -17.7 dB |
| $0.9825 \mathrm{f}_{\text {CLK }}$ | $0.0175 \mathrm{f}_{\text {CLK }}$ | -24.3 dB |
| 0.98 f CLK | 0.02 f CLK | -30 dB |
| $0.975 \mathrm{f}_{\text {CLK }}$ | $0.025 \mathrm{f}_{\text {CLK }}$ | -40 dB |
| 0.97 f CLK | 0.03 f CLK | -48 dB |
| $0.965 \mathrm{f}_{\text {CLK }}$ | $0.035 \mathrm{f}_{\text {CLK }}$ | -54.5 dB |
| 0.96 f CLK | 0.04 f CLK | -60.4 dB |
| 0.955 f CLK | 0.045 f CLK | -65.5 dB |
| $0.95 \mathrm{f}_{\text {CLK }}$ | $0.05 \mathrm{f}_{\text {CLK }}$ | -70.16dB |
| 0.94 flık | 0.06 f CLK | -78.25dB |
| 0.93 f CLK | $0.07 \mathrm{f}_{\text {CLK }}$ | -85.3 dB |
| 0.9 f CLK | 0.1 f CLK | -100.3 dB |



Figure 10. Adding an Input Anti-Aliasing RC

## APPLICATIONS InFORMATION

## Group Delay

The group delay of the LTC1063 closely approximates the delay of an ideal 5-pole Butterworth lowpass filter (Figure 11, Curve A). To linearize the group delay of the LTC1063 (Figure 11, Curve B), use an input resistor about six times higher than the maximum value of $\mathrm{R}_{\mathrm{IN}}$, shown in Table 1. The passband response of the group delay corrected filter approximates a 5-pole Bessel response while its transition band rolls off like a Butterworth.


Figure 11. Group Delay

## TYPICAL APPLICATIONS

## Single 5 V Supply Operation ( $\mathrm{f}_{\mathrm{C}}=3.4 \mathrm{kHz}$ )



1063 TA03

Cascading Two LTC1063s for Steeper Roll-Off


* IF THE INPUT VOLTAGE CAN EXCEED V ${ }^{+}$,

CONNECT A SIGNAL DIODE BETWEEN PIN 1 AND $\mathrm{V}^{+}$.


Sharing Clock for Multichannel Applications


* IF THE INPUT VOLTAGE CAN EXCEED $\mathrm{V}^{+}$,

CONNECT A SIGNAL DIODE BETWEEN PIN 1 AND $\mathrm{V}^{+}$. ${ }^{1063 \text { ta06 }}$

## PACKAGE DESCRIPTION

J8 Package<br>8-Lead CERDIP (Narrow . 300 Inch, Hermetic)<br>(Reference LTC DWG \# 05-08-1110)



NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE OR TIN PLATE LEADS


OBSOLETE PACKAGE

## LTC 1063

PACKAGE DESCRIPTION

N8 Package
8-Lead PDIP (Narrow . 300 Inch)
(Reference LTC DWG \# 05-08-1510)


NOTE:

1. DIMENSIONS ARE $\frac{\text { INCHES }}{\text { MILLIMETERS }}$
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH ( 0.254 mm )

## PACKAGG DESCRIPTION

## SW Package

16-Lead Plastic Small Outline (Wide . 300 Inch)
(Reference LTC DWG \# 05-08-1620)


RECOMMENDED SOLDER PAD LAYOUT



TYP

NOTE:

1. DIMENSIONS IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$
2. DRAWING NOT TO SCALE
3. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.

THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" ( 0.15 mm )

## TYPICAL APPLICATIONS

## Low Noise DC Accurate Clock-Tunable Notch



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1065 | Clock-Tunable 5th Order Bessel Lowpass Filter | 1mV Offset, 80dB CMR |
| LTC1565-31 | 650kHz Linear Phase Lowpass Filter | Continuous Time, Fully Differential In/Out |
| LTC1566-1 | Low Noise, 2.3MHz Lowpass Filter | Continuous Time, Fully Differential In/Out |
| LT1567 | Low Noise Op Amp and Inverter Building Block | Single Ended to Differential Conv |
| LT1568 | Low Noise, 10MHz 4th Order Building Block | Lowpass or Bandpass, Differential Outputs |
| LTC1569-6 | Linear Phase, DC Accurate, 10th Order Lowpass | Resistor Set Clock, F $\mathrm{F}_{\mathrm{C}}<64 \mathrm{kHz}$ |
| LTC1569-7 | Linear Phase, DC Accurate, 10th Order Lowpass | Resistor Set Clock, F $\mathrm{F}_{\mathrm{C}}<300 \mathrm{kHz}$ |
| LT6600-2.5 | Low Noise Differential Amp and 10MHz Lowpass | $55 \mu \mathrm{~V}_{\text {RMS }}$ Noise 100kHz-10MHz 3V Supply |
| LT6600-10 | Low Noise Differential Amp and 20MHz Lowpass | $86 \mu V_{\text {RMS Noise } 100 \mathrm{kHz} \text {-20MHz 3V Supply }}$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Active Filter category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
1D38810GQ2 1D73312GQ22 1D38830GQ3 D51510GQ1 D45015GQ42 HMC894LP5ETR HMC896LP4ETR HMC891LP5ETR
$\underline{\text { MAX7491CEE }+ \text { MAX7415CUA }+ \text { MAX7413CPA }+ \text { MAX7411CPA }+ \text { MAX7410CPA }+ \text { MAX7405EPA }+ \text { MAX7413CUA }+ \text { MAX7411CUA }+~}$
$\underline{\text { MAX7408CPA }+}$ MAX7405CPA + MAX7401EPA + MAX293CWE + MAX281AEWE + MAX275ACPP + MAX264BEPI + MAX263BEPI +
$\underline{\text { MAX293ESA }+ \text { MAX280EPA }+ \text { MAX275AEPP+ MAX268BCWG+ MAX263AEPI }+ \text { MAX7423EUA+T LT1568CGN\#PBF }}$
LTC1062CSW\#PBF LTC1562CG-2\#PBF HMC881LP5ETR HMC882LP5ETR HMC1000LP5ETR LTC1569CS8-6\#PBF LTC1563-
$\underline{2 I G N \# P B F}$ MAX7426EPA + MAX7426CPA + MAX7410EPA + MAX7407EPA + MAX7407CPA + MAX7427CPA + MAX7412CPA +
MAX7404EPA+ MAX7404CPA+ MAX7400EPA+ MAX7400CPA+ MAX296EPA+

