LIIEAR

## feATURES

- Fully Enhances N-Channel Power MOSFETs
- $8 \mu \mathrm{~A}$ Standby Current
- 85ıA ON Current
- Short-Circuit Protection
- Wide Power Supply Range: 4.5 V to 18 V
- Controlled Switching ON and OFF Times
- No External Charge Pump Components
- Replaces P-Channel High Side MOSFETs
- Compatible with Standard Logic Families
- Available in 8-Pin SO Package


## APPLICATIONS

- Laptop Power Bus Switching
- SCSI Termination Power Switching
- Cellular Phone Power Management
- P-Channel Switch Replacement
- Relay and Solenoid Drivers
- Low Frequency Half H-Bridge
- Motor Speed and Torque Control


## DESCRIPTIOn

The LTC ${ }^{\circledR 1} 155$ dual high side gate driver allows using low cost N -channel FETs for high side switching applications. An internal charge pump boosts the gate above the positive rail, fully enhancing an N-channel MOSFET with no external components. Micropower operation, with $8 \mu \mathrm{~A}$ standby current and $85 \mu \mathrm{~A}$ operating current, allows use in virtually all systems with maximum efficiency.
Included on-chip is overcurrent sensing to provide automatic shutdown in case of short circuits. A time delay can be added in series with the current sense to prevent false triggering on high in-rush loads such as capacitors and incandescent lamps.

The LTC1155 operates off of a 4.5 V to 18 V supply inputand safely drives the gates of virtually all FETs. The LTC1155 is well suited for low voltage (battery-powered) applications, particularly where micropower "sleep" operation is required.
The LTC1155 is available in both 8-pin PDIP and 8 -pin SO packages.

All registered trademarks and trademarks are the property of their respective owners.

## TYPICAL APPLICATION

Laptop Computer Power Bus Switch with Short-Circuit Protection



## ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage $\qquad$
Input Voltage........................ $\left(\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ to (GND -0.3V)
Gate Voltage......................... ( $\mathrm{V}_{\mathrm{S}}+24 \mathrm{~V}$ ) to (GND - 0.3 V )
Current (Any Pin)
Storage Temperature Range. ............... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Operating Temperature Range
LTC1155C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1155 $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1155M (OBSOLETE) $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 10 sec .) ...... $300^{\circ} \mathrm{C}$

## pIn CONFIGURATIOn



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| LTC1155CN8\#PBF | LTC1155CN8\#TRPBF |  | 8 -Lead PDIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  |
| LTC1155IN8\#PBF | LTC1155IN8\#TRPBF | OBSOLETE PACKAGE |  |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |
| LTC1155CJ8\#PBF | LTC1155CJ8\#TRPBF |  | 8 -Lead CERDIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  |
| LTC1155MJ8\#PBF | LTC1155MJ8\#TRPBF |  | 8 -Lead CERDIP | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |
| LTC1155CS8\#PBF | LTC1155CS8\#TRPBF | 1155 | 8 -Lead Plastic SO | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  |
| LTC1155IS8\#PBF | LTC1155IS8\#TRPBF | 11551 | 8 -Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

## LTC1155

ELECTRICAL CHARACTERISTICS The • denotes the speciifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ to 18 V , unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1155M (OBSOLETE) |  |  | LTC1155C/LTC1155I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{S}$ | Supply Voltage |  | $\bullet$ | 4.5 |  | 18 | 4.5 |  | 18 | V |
| $\mathrm{I}_{0}$ | Quiescent Current OFF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {S }}=5 \mathrm{~V}$ (Note 2) |  |  | 8 | 20 |  | 8 | 20 | $\mu \mathrm{A}$ |
|  | Quiescent Current ON | $\mathrm{V}_{S}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ (Note 3) |  |  | 85 | 120 |  | 85 | 120 | $\mu \mathrm{A}$ |
|  | Quiescent Current ON | $\mathrm{V}_{S}=12 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ (Note 3) |  |  | 180 | 400 |  | 180 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {INH }}$ | Input High Voltage |  | $\bullet$ | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {INL }}$ | Input Low Voltage |  | $\bullet$ |  |  | 0.8 |  |  | 0.8 | V |
| IN | Input Current | $\mathrm{OV}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {S }}$ | $\bullet$ |  |  | $\pm 1.0$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 5 |  |  | 5 |  |  | pF |
| $\mathrm{V}_{\text {SEN }}$ | Drain Sense Threshold Voltage |  | $\bullet$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \end{aligned}$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| ISEN | Drain Sense Input Current | $\mathrm{OV}<\mathrm{V}_{\text {SEN }}<\mathrm{V}_{\text {S }}$ |  |  |  | $\pm 0.1$ |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {S }}$ | Gate Voltage Above Supply | $\begin{aligned} & V_{S}=5 \mathrm{~V} \\ & V_{S}=6 \mathrm{~V} \\ & V_{S}=12 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \bullet \\ & \bullet \\ & \bullet \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 7.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 6.8 \\ & 8.5 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 15 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline 6.0 \\ & 7.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 6.8 \\ & 8.5 \\ & 18 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 15 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn ON Time | $\begin{aligned} & \mathrm{V}_{S}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+2 \mathrm{~V} \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 50 \\ 200 \\ \hline \end{gathered}$ | $\begin{gathered} 250 \\ 1100 \\ \hline \end{gathered}$ | $\begin{array}{r} 750 \\ 2000 \\ \hline \end{array}$ | $\begin{gathered} 50 \\ 200 \\ \hline \end{gathered}$ | $\begin{gathered} 250 \\ 1100 \\ \hline \end{gathered}$ | $\begin{gathered} 750 \\ 2000 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \hline \end{aligned}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\text {GATE }}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \\ & \text { Time for } V_{G A T E}>V_{S}+10 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 50 \\ 120 \end{gathered}$ | $\begin{aligned} & 180 \\ & 450 \end{aligned}$ | $\begin{gathered} 500 \\ 1200 \end{gathered}$ | $\begin{gathered} 50 \\ 120 \end{gathered}$ | $\begin{aligned} & 180 \\ & 450 \end{aligned}$ | $\begin{gathered} 500 \\ 1200 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| $\overline{t_{\text {OFF }}}$ | Turn OFF Time | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}<1 \mathrm{~V} \end{aligned}$ |  | 10 | 36 | 60 | 10 | 36 | 60 | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ |  | 10 | 26 | 60 | 10 | 26 | 60 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{SC}}$ | Short-Circuit Turn OFF Time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ |  | 5 | 16 | 30 | 5 | 16 | 30 | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ |  | 5 | 16 | 30 | 5 | 16 | 30 | $\mu \mathrm{S}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Quiescent current OFF is for both channels in OFF condition.
Note 3: Quiescent current ON is per driver and is measured independently.

## LTC1155

TYPICAL PERFORMANCG CHARACTERISTICS


1155 G01

Supply Current/Side (ON)


1155 G02

High Side Gate Voltage


1155 TPCO3


1155 G05

Turn OFF Time


Short-Circuit Turn OFF Delay Time


## TYPICAL PGRFORMAOCE CHARACTERISTICS





1155 G10

## PIn functions

Input Pin
The LTC1155 logic input is a high impedance CMOS gate and should be grounded when not in use. These input pins have ESD protection diodes to ground and supply and, therefore, should not be forced beyond the power supply rails.

## Gate Drive Pin

The gate drive pin is either driven to ground when the switch is turned OFF or driven above the supply rail when the switch is turned ON. This pin is a relatively high impedance when driven above the rail (the equivalent of a few hundred $k \Omega$ ). Care should be takento minimize any loading of this pin by parasitic resistance to ground or supply.

## Supply Pin

The supply pin of the LTC1155 serves two vital purposes. The first is obvious: it powers the input, gate drive, regulation and protection circuitry. The second purpose is less obvious: it provides a Kelvin connection to the top of the two drain sense resistors for the internal 100 mV reference. The supply pin should be connected directly to the power supply source as close as possible to the top of the two sense resistors.

The supply pin of the LTC1155 should not be forced below ground as this may result in permanent damage to the device. A $300 \Omega$ resistor should be inserted in series with the ground pin if negative supply voltages are anticipated.

## Drain Sense Pin

As noted previously, the drain sense pin is compared against the supply pin voltage. If the voltage at this pin is more than 100 mV below the supply pin, the input latch will be reset and the MOSFET gate will be quickly discharged. Cycle the input to reset the short-circuit latch and turn the MOSFET back on.
This pin is also a high impedance CMOS gate with ESD protection and, therefore, should not be forced beyond the power supply rails. To defeat the over current protection, short the drain sense to supply.

Some loads, such as large supply capacitors, lamps or motors require high inrush currents. An RC time delay must be added between the sense resistor and the drain sense pin to ensure that the drain sense circuitry does not false trigger during start-up. This time constant can be set from a few microseconds to many seconds. However, very long delays may put the MOSFET in risk of being destroyed by a short-circuit condition (see Applications Information section).

## BLOCK DIAGRAM



## OPERATION

The LTC1155 contains two independent power MOSFET gate drivers and protection circuits (refer to the Block Diagram for details). Each half of the LTC1155 consists of the following functional blocks:

## TTL and CMOS Compatible Inputs

Each driver input has been designed to accommodate a wide range of logic families. The input threshold is set at 1.3 V with approximately 100 mV of hysteresis.

A voltage regulator with low standby current provides continuous bias for the TTL to CMOS converters. The TTL to CMOS converter output enables the rest of the circuitry. In this way the power consumption is kept to a minimum in the standby mode.

## Internal Voltage Regulation

The output of the TL to CMOS converter drives two regulated supplies which power the low voltage CMOS logic and analog blocks. The regulator outputs are isolated from each other so that the noise generated by the charge pump logic is not coupled into the 100 mV reference or the analog comparator.

## Gate Charge Pump

Gate drive for the power MOSFET is produced by an adaptive charge pump circuit that generates a gate voltage substantially higher than the power supply voltage. The charge pump capacitors are included on-chip and, therefore, no external components are required to generate the gate drive.

## Drain Current Sense

The LTC1155 is configured to sense the drain current of the power MOSFET in high side applications. An internal 100 mV reference is compared to the drop across a sense resistor (typically $0.002 \Omega$ to $0.1 \Omega$ ) in series with the drain lead. If the drop across this resistor exceeds the internal 100 mV threshold, the input latch is reset and the gate is quickly discharged by a large N-channel transistor.

## Controlled Gate Rise and Fall Times

When the input is switched ON and OFF, the gate is charged by the internal charge pump and discharged in a controlled manner. The charge and discharge rates have been set to minimize RFI and EMI emissions in normal operation. If a short circuit or current overload condition is encountered, the gate is discharged very quickly (typically a few microseconds) by a large N-channel transistor.

## APPLICATIONS INFORMATION

## Protecting the MOSFET

The MOSFET is protected against destruction by removing drive from the gate as soon as an overcurrent condition is detected. Resistive and inductive loads can be protected with no external time delay. Large capacitive or lamp loads, however, require that the overcurrent shutdown function be delayed long enough to start the load but short enough to ensure the safety of the MOSFET.

## Example Calculations

Consider the circuit of Figure 1. A power MOSFET is driven by one side of an LTC1155 to switch a high inrush current load. The drain sense resistor is selected to limit the maximum DC current to 3.3 A .

$$
\begin{aligned}
R_{\text {SEN }} & =\mathrm{V}_{\text {SEN }} / l_{\mathrm{TRIP}} \\
& =0.1 / 3.3 \mathrm{~A} \\
& =0.03 \Omega
\end{aligned}
$$

A time delay is introduced between $\mathrm{R}_{\text {SEN }}$ and the drain sense pin of the LTC1155 which provides sufficient delay to starta high inrush load such as large supply capacitors. In this example circuit, we have selected the IRLZ34 because of its low $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}\left(0.05 \Omega\right.$ with $\left.\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}\right)$. The FET drops 0.1 V at 2 A and, therefore, dissipates 200 mW in normal operation (no heat sinking required).


Figure 1. Adding an RC Delay
If the output is shorted to ground, the current through the FET rises rapidly and is limited by the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the FET, the drain sense resistor and the series resistance between the power supply and the FET. Series resistance
in the power supply can be substantial and attributed to many sources including harness wiring, PCB traces, supply capacitorESR, transformer resistance or battery resistance.

For this example, we assume a worst-case scenario; i.e., that the power supply to the power MOSFET is "hard" and provides a constant 5 V regardless of the current. In this case, the current is limited by the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET and the drain sense resistance. Therefore:

$$
\begin{aligned}
I_{\text {PEAK }} & =V_{\text {SUPPLY } / 0.08 \Omega} \\
& =62.5 \mathrm{~A}
\end{aligned}
$$

The drop across the drain sense resistor under these conditions is much larger than 100 mV and is equal to the drain current times the sense resistance:

$$
\begin{aligned}
V_{\text {DROP }} & =\left(I_{\text {PEAK }}\right)\left(R_{\text {SEN }}\right) \\
& =1.88 \mathrm{~V}
\end{aligned}
$$

By consulting the power MOSFET data sheet SOA graph, we note that the IRLZ34 is capable of delivering 62.5A at a drain-to-source voltage of 3.12 V for approximately 10 ms .
An RC time constant can now be calculated which satisfies this requirement:

$$
\begin{aligned}
& R C=\frac{-t}{\ln \left[1-\frac{V_{\mathrm{SEN}}}{R_{\mathrm{SEN}} \cdot l_{\mathrm{MAX}}}\right]} \\
& \begin{aligned}
\mathrm{RC} & =\frac{-0.01}{\ln \left[1-\frac{0.10}{0.030 \cdot 62.5}\right]} \\
& =-0.01 /-0.054 \\
& =182 \mathrm{~ms}
\end{aligned}
\end{aligned}
$$

This time constant should be viewed as a maximum safe delay time and should be reduced if the competing requirement of starting a high inrush current load is less stringent; i.e., if the inrush time period is calculated at 20 ms , the RC time constant should be set at roughly two or three times this time period and not at the maximum of 182 ms . A 60 ms time constant would be produced with a 270 k resistor and a $0.22 \mu \mathrm{~F}$ capacitor (as shown in Figure 1).

## APPLICATIONS INFORMATION

## Graphical Approach to Selecting $\mathrm{R}_{\text {DLY }}$ and $\mathrm{C}_{\text {DLY }}$

Figure 2 is a graph of normalized overcurrent shutdown time versus normalized MOSFET current. This graph can be used instead of the above equation to calculate the RC time constant. The $Y$ axis of the graph is normalized to one RC time constant. The X axis is normalized to the set current. (The set current is defined as the current required to develop 100 mV across the drain sense resistor).

Note that the shutdown time is shorter for increasing levels of MOSFET current. This ensures that the total energy dissipated by the MOSFET is always within the bounds established by the MOSFET manufacturer for safe operation.


1155 F02
Figure 2. Shutdown Time vs MOSFET Current

In the example presented above, we established that the power MOSFET should not be allowed to pass 62.5A for more than 10 ms . 62.5A is roughly 18 times the set current of 3.3 A . By drawing a line up from 18 and reflecting it off the curve, we establish that the RC time constant should be set at 10 ms divided by 0.054 , or 180 ms . Both methods result in the same conclusion.

## Using a Speed Up Diode

A way to further reduce the amount of time that the power MOSFET is in a short-circuit condition is to "bypass"the delay resistor with a small signal diode as shown in Figure 3. The diode will engage when the drop across the drain sense resistor exceeds 0.7 V , providing a direct path
to the sense pin and dramatically reducing the amount of time the MOSFET is in an overload condition. The drain sense resistor value is selected to limit the maximum DC current to 4 A . Above 28A, the delay time drops to $10 \mu \mathrm{~s}$.


Figure 3. Using a Speed-Up Diode

## Switched Supply Applications

Large inductive loads, such as solenoids, relays and motors store energy which must be directed back to either the power supply or to ground when the supply voltage is interrupted (see Figure 4). In normal operation, when the switch is turned OFF, the energy stored in the inductor is harmlessly absorbed by the MOSFET;i.e., the current flows out of the supply through the MOSFET until the inductor current falls to zero.


Figure 4. Switched Supply

## APPLICATIONS INFORMATION

If the MOSFET is turned ON and the power supply (battery) removed, the inductor current is delivered by the supply capacitor. The supply capacitor must be large enough to deliver the energy demanded by the discharging inductor. If the storage capacitor is too small, the supply lead of the LTC1155 may be pulled below ground, permanently destroying the device.

Consider the case of a load inductance of 1 mH which is supporting 3 A when the 6 V power supply connection is interrupted. A supply capacitor of at least $250 \mu \mathrm{~F}$ is required to prevent the supply lead of the LTC1155 from being pulled below ground (along with any other circuitry tied to the supply).

Any wire between the power MOSFET source and the load will add a small amount of parasitic inductance in series with the load (approximately $0.4 \mu \mathrm{H} / \mathrm{foot}$ ). Bypass the power supply lead of the LTC1155 with a minimum of $10 \mu \mathrm{~F}$ to ensure that this parasitic load inductance is discharged safely, even if the load is otherwise resistive.

## Large Inductive Loads

Large inductive loads ( $>0.1 \mathrm{mH}$ ) may require diodes connected directly across the inductor to safely divert the stored energy to ground. Many inductive loads have these diodes included. If not, a diode of the proper current rating should be connected across the load to safely divert the stored energy.

## Reverse-Battery Protection

The LTC1155 can be protected against reverse-battery conditions by connecting a resistor in series with the ground lead as shown in Figure 5. The resistor limits the supply current to less than 50 mA with -12 V applied. Since the LTC1155 draws very little current while in normal operation, the drop across the ground resistor is minimal.

The TIL or CMOS driving logic is protected against reverse-battery conditions by the 100k input current limiting resistor. The addition of 100 k resistance in series with the input pin will not affect the turn ON and turn OFF times which are dominated by the controlled gate charge and discharge periods.

## Overvoltage Protection

The MOSFET and load can be protected against overvoltage conditions by using the circuit of Figure 6. The drain sense function is used to detect an overvoltage condition and quickly discharge the power MOSFET gate. The 18 V zener diode conducts when the supply voltage exceeds 18.6 V and pulls the drain sense pin 0.6 V below the supply pin voltage.

The supply voltage is limited to 18.6 V and the gate drive is immediately removed from the MOSFET to ensure that it cannot conduct during the overvoltage period. The gate of the MOSFET will be latched OFF until the supply transient is removed and the input turned OFF and ON again.


Figure 5. Reverse Battery Protection


Figure 6. Overvoltage Shutdown and Protection

TYPICAL APPLICATIONS
Dual 2A Autoreset Electronic Fuse


High Side Driver with $V_{\text {DS }}$ Sense Short-Circuit Shutdown


## TYPICAL APPLICATIONS



Truth Table

| IN | OUT | CONDITION | FLT |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Switch OFF | 1 |
| 1 | 0 | Short Circuit | 0 |
| 0 | 1 | Open Load | 0 |
| 1 | 1 | Switch ON | 1 |

Low Side Driver with Drain End Current Sensing


Low Side Driver with Source End Current Sensing


SUPPLY, MICROPOWER OP AMP $\left(I_{Q}<60 \mu A\right)$

# Automotive High Side Driver with Reverse-Battery and High Voltage Transient Protection 



Using the Second Channel for Fault Detection


## TYPICAL APPLICATIONS

5V/3A Extremely Low Voltage Drop Regulator with 10 HA Standby Current and Short-Circuit Protection




## LTC1155

## TYPICAL APPLICATIONS

Logic Controlled Boost Mode Switching Regulator with Short-Circuit Protection and $8 \mu \mathrm{~A}$ Standby Current


High Efficiency 60Hz Full-Wave Synchronous Rectifier


## TYPICAL APPLICATIONS

## High Efficiency 60Hz Full-Wave Synchronous Rectifier



MOSFETs ARE SYNCHRONOUSLY ENHANCED WHEN RECTIFIER CURRENT EXCEEDS 300 mA
*NO HEATSINK REQUIRED
**INTERNAL BODY DIODE OF MOSFET

Push-Pull Driver with Shoot-Through Current Lockout ( $\mathrm{f}_{0}<100 \mathrm{~Hz}$ )


## LTC1155

## TYPICAL APPLICATIONS

Full H-Bridge Driver with Shoot-Through Current Lockout and Stall Current Shutdown ( $\mathrm{f}_{0}<100 \mathrm{~Hz}$ )


DC Motor Speed and Torque Control for Cordless Tools and Appliances


SPEED IS PROPORTIONAL TO PULSE WIDTH. TORQUE IS PROPORTIONAL TO CURRENT

## PACKAGE DESCRIPTION

## $J 8$ Package

8-Lead CERDIP (Narrow . 300 Inch, Hermetic)
(Reference LTC DWG \# 05-08-1110)


OBSOLETE PACKAGE

## PACKAGE DESCRIPTION

## N Package

8-Lead PDIP (Narrow . $\mathbf{3 0 0}$ Inch)
(Reference LTC DWG \# 05-08-1510 Rev I)


NOTE:

1. DIMENSIONS ARE $\frac{\text { INCHES }}{\text { MILLIMETERS }}$
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH ( 0.254 mm )

S8 Package 8-Lead Plastic Small Outline (Narrow . 150 Inch)


## REVISION HISTORY (Revision history begins at Rev C )

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| C | $05 / 19$ | Obsoleted CERDIP J8 package | 2,17 |

## LTC1155

## TYPICAL APPLICATIONS

## Isolated High Voltage High Side Switch with Circuit Breaker



Isolated Solid-State AC Relay with Circuit Breaker


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1153 | Auto-Reset Electronic Circuit Breaker | Programmable Trip Current, Fault Status Output |
| LT1161 | Quad Protected High Side MOSFET Driver | 8V to 48V Supply Range, Individual Short-Circuit Protection |
| LTC1163 | Triple 1.8V to 6V High Side MOSFET Driver | $0.01 \mu \mathrm{~A} \mathrm{Standby} \mathrm{Current} ,\mathrm{Triple} \mathrm{Driver} \mathrm{in} \mathrm{S0-8} \mathrm{Package}$ |
| LTC1255 | Dual 24V High Side MOSFET Driver | Operates from 9V to 24V, Short-Circuit Protection |
| LTC1477 | Protected Monolithic High Side Switch | Low $\mathrm{R}_{\mathrm{DS}(0 \mathrm{ON})} 0.07 \Omega$ Switch, 2A Short-Circuit Protected |
| LTC1623 | SMBus Dual High Side Switch Controller | 2-Wire SMBus Serial Interface, Built-In Gate Charge Pumps |
| LTC1710 | SMBus Dual Monolithic High Side Switch | Two Low $\mathrm{R}_{\mathrm{DS}(0 \mathrm{ON})} 0.4 \Omega / 300 \mathrm{~mA}$ Switches in 8-Lead MSOP Package |
| LT1910 | Protected High Side MOSFET Driver | 8V to 48V Supply Range, Fault Status Output |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020} \underline{6131-204-23149 \mathrm{P}}$ 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P

