

Low Noise 2.3MHz Continuous Time Lowpass Filter

FEATURES

- 7th Order, 2.3MHz Lowpass Filter in an SO-8
- $62\mu\text{V}_{\text{RMS}}$ Input Referred Noise
- Operates on a Single 5V or a $\pm 5\text{V}$ Supply
- Differential Inputs and Outputs
- Low Offset (3mV typical, 10mV_{MAX})
- Adjustable Output Common Mode Voltage
- 40dB Attenuation at $1.5 \times f_{\text{CUTOFF}}$
- Requires No External Components

APPLICATIONS

- WCDMA Basestations
- Communication Filters
- Antialiasing Filters
- Smoothing or Reconstruction Filters
- Matched Filter Pairs
- Replacement for LC Filters

DESCRIPTION


The LTC[®]1566-1 is a 7th order continuous time lowpass filter with 12dB of passband gain. The selectivity, linearity and dynamic range makes the LTC1566-1 suitable for filtering in data communications or data acquisition systems. The filter attenuation is 40dB at $1.5 \times f_{\text{CUTOFF}}$ and at least 60dB for frequencies above 10MHz.

The LTC1566-1 has an input referred noise of $62\mu\text{V}_{\text{RMS}}$ in a 2MHz bandwidth. In receiver applications where the signal levels are small, the filter features 71dB of spurious free dynamic range.



With 5% accuracy of the cutoff frequency, the LTC1566-1 can be used in applications requiring pairs of matched filters, such as transceiver I and Q channels.

The differential inputs and outputs provide a simple interface for wireless systems. The high impedance inputs are easily coupled to differential demodulators or D/A converters. The output DC common mode voltage and output DC offset voltage are adjustable so the signal path can be optimized for driving an A/D converter or differential modulator.

Other cutoff frequencies and single-ended I/O can be provided upon request. Please contact LTC Marketing.

 LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION



15661fa

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage	11V
Power Dissipation	500mW
Operating Temperature Range	
LTC1566-1CS	0°C to 70°C
LTC1566-1IS	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec).....	300°C

PACKAGE/ORDER INFORMATION

<p>S8 PACKAGE 8-LEAD PLASTIC SO T_{JMAX} = 125°C, θ_{JA} = 80°C/W (Note 4)</p>	ORDER PART NUMBER
	LTC1566-1CS8 LTC1566-1IS8
	S8 PART MARKING
	15661 15661I

Consult factory for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_S = 5V (V⁺ = 5V, V⁻ = 0V), R_{LOAD} = 10k from each output to AC ground, Pin 5 connected to Pin 3, Pin 3 biased to mid supply, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Filter Gain, V _S = 5V	V _{IN} = 0.25V _{P-P} f _{IN} = 20kHz to 100kHz	●	11.8	12.1	12.3	dB
	f _{IN} = 1.8MHz (Gain Relative to 100kHz)	●	-0.35	0	0.8	dB
	f _{IN} = 2MHz (Gain Relative to 100kHz)	●	-0.85	-0.1	0.8	dB
	f _{IN} = 2.3MHz (Gain Relative to 100kHz)	●	-7.5	-3	-0.95	dB
	f _{IN} = 3MHz (Gain Relative to 100kHz)	●		-22	-17	dB
	f _{IN} = 5MHz (Gain Relative to 100kHz)			-42		dB
	f _{IN} = 10MHz (Gain Relative to 100kHz)			-62		dB
Filter Phase, V _S = ±5V	V _{IN} = 0.25V _{P-P} f _{IN} = 900kHz	●	-165	-150	-135	deg
	f _{IN} = 1.8MHz	●	-330	-285	-265	deg
Phase Linearity, V _S = ±5V	Ratio of phases: 1.8MHz/900kHz	●	1.9	1.95	2.05	
Filter Gain, V _S = ±5V	V _{IN} = 0.25V _{P-P} f _{IN} = 20kHz to 100kHz	●	11.9	12.1	12.3	dB
	f _{IN} = 900kHz (Gain Relative to 100kHz)	●	-0.2	0	0.2	dB
	f _{IN} = 1.8MHz (Gain Relative to 100kHz)	●	-0.3	0.1	0.9	dB
	f _{IN} = 2MHz (Gain Relative to 100kHz)	●	-0.55	0.1	0.75	dB
	f _{IN} = 2.3MHz (Gain Relative to 100kHz)	●	-6	-2	-0.3	dB
	f _{IN} = 3MHz (Gain Relative to 100kHz)	●		-20	-16	dB
	f _{IN} = 5MHz (Gain Relative to 100kHz)			-41		dB
f _{IN} = 10MHz (Gain Relative to 100kHz)			-61		dB	
Input Referred Wideband Noise	Noise BW = 50kHz to 2MHz		62		μV _{RMS}	
THD	f _{IN} = 100kHz, V _{OUT} = 2V _{P-P} (Note 2)		80		dB	
Filter Differential DC Swing	Maximum Difference Between Pins 7 and Pin 8 with Pin 5, Pin 3 Biased to Mid Supply	V _S = 5V	●	±1.3	±1.7	V _P
		V _S = ±5V	●	±2.7	±2.9	V _P
Input Bias Current		●	300	600	nA	
Input Offset Current			±10		nA	
Input Resistance	Common Mode, V _{IN} = 1.5V to 3.5V		70		MΩ	
	Differential		140		MΩ	
Input Capacitance			2		pF	
Output DC Offset (Notes 3, 5)	V _S = 5V		±3	±10	mV	
	V _S = ±5V		±3	±10	mV	

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_S = 5\text{V}$ ($V^+ = 5\text{V}$, $V^- = 0\text{V}$), $R_{\text{LOAD}} = 10\text{k}$ from each output to AC ground, and Pin 5 connected to Pin 3 unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output DC Offset Drift	$V_S = 5\text{V}$ $V_S = \pm 5\text{V}$		-160		$\mu\text{V}/^\circ\text{C}$
			-160		$\mu\text{V}/^\circ\text{C}$
Output DC Common Mode Voltage	$V_S = 5\text{V}$, $V_S = \pm 2.5\text{V}$		-80		mV
Power Supply Current	$V_S = 5\text{V}$ $V_S = \pm 5\text{V}$	●	24	32	mA
		●	25	34	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.







Note 2: Input and output voltages expressed as peak-to-peak numbers are assumed to be fully differential.

Note 3: Output DC offset is measured between Pin 8 and Pin 7 with Pin 1, Pin 2 and Pin 5 connected to Pin 3. Pin 3 biased to mid supply.




Note 4: Thermal resistance varies depending upon the amount of PC board metal attached to the device. θ_{JA} is specified for a 3.8 square inch test board covered with 2oz copper on both sides.

Note 5: Output DC offset measurements are performed by automatic test equipment approximately 0.5 seconds after application of power.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

IN⁺, IN⁻ (Pins 1, 2): Input Pins. Signals can be applied to either or both input pins. The DC gain from differential inputs (Pin 1 to Pin 2) to the differential outputs (Pin 8 to Pin 7) is 4V/V. The input range is described in the Applications Information section.

GND (Pin 3): Ground. The ground pin is the reference voltage for the filter. This is a high impedance input, which requires an external biasing network. Biasing GND to one-half the total power supply voltage of the filter maximizes the dynamic range. For single supply operation the ground pin should be bypassed with a quality 0.1 μ F ceramic capacitor to Pin 4. For dual supply operation, connect Pin 3 to a high quality DC ground. A ground plane should be used. A poor ground will increase noise and distortion. Pin 3 also serves as the DC reference voltage for Pin 7.


V⁻, V⁺ (Pins 4, 6): Power Supply Pins. For a single 5V supply (Pin 4 grounded) a quality 0.1 μ F ceramic bypass capacitor is required from the positive supply pin (Pin 6)

to the negative supply pin (Pin 4). The bypass should be as close as possible to the IC. For dual supply applications (Pin 3 is grounded), bypass Pin 6 to Pin 3 and Pin 4 to Pin 3 with a quality 0.1 μ F ceramic capacitor.

V_{ODC} (Pin 5): Output DC Offset. Pin 5 is the DC reference voltage for Pin 8. By applying a DC offset between Pin 3 and Pin 5, a DC offset will be added to the differential signal between Pin 7 and Pin 8. Like the GND pin, the V_{ODC} pin is a high impedance which requires no bias current. Care should be taken when biasing Pin 5 since noise between Pin 3 and Pin 5 will appear at the filter output unattenuated. The frequency response of Pin 5 is described in the Applications Information section.

OUT⁻, OUT⁺ (Pins 7, 8): Output Pins. Pins 7 and 8 are the filter differential outputs. Each pin can drive 1k Ω or 300pF loads. The DC reference voltage of Pin 8 is the same as the voltage at Pin 5. The DC reference voltage of Pin 7 is the same as the voltage at Pin 3.

BLOCK DIAGRAM




APPLICATIONS INFORMATION

Interfacing to the LTC1566-1

The difference between the voltages at Pin 1 and Pin 2 is the “differential input voltage.” The average of the voltages at Pin 1 and Pin 2 is the “common mode input voltage.” The difference between the voltages at Pin 7 and Pin 8 is the “differential output voltage.” The average of the voltages at Pin 7 and Pin 8 is the “common mode output voltage.” The input and output common mode voltages are independent. The input common mode voltage is set by the signal source, if DC coupled, or by an external

biasing network, if AC coupled (Figures 1 and 2). The output can also be AC coupled.

The output common mode voltage is equal to the voltage of Pin 3, the GND pin, whenever Pin 5 is shorted to Pin 3. In configurations where Pin 5, the V_{ODC} pin, is not shorted to Pin 3, the output common mode voltage is equal to the average of the voltages at Pin 3 and Pin 5. The operation of Pin 5 is described in the paragraph “Output DC Offset Control”. Pin 3 is a high impedance pin and must be biased externally with an external resistor network or reference voltage.




DC COUPLED INPUT

$$V_{IN} \text{ (COMMON MODE)} = \frac{V_{IN^+} + V_{IN^-}}{2}$$

$$V_{OUT} \text{ (COMMON MODE)} = \frac{V_{OUT^+} + V_{OUT^-}}{2} = \frac{V^+}{2}$$

Figure 1



AC COUPLED INPUT

$$V_{IN} \text{ (COMMON MODE)} = V_{OUT} \text{ (COMMON MODE)} = \frac{V^+}{2}$$

Figure 2

APPLICATIONS INFORMATION

Input Common Mode and Differential Voltage Range

The range of voltage each input can support while operating in its linear region is typically 0.8V to 3.7V for a single 5V supply and -4.2V to 3.2V for a $\pm 5\text{V}$ supply. Therefore, the filter can accept a variety of common mode input voltages. Figure 3 shows the total harmonic distortion of the filter versus input common mode voltage with a $2\text{V}_{\text{P-P}}$ differential output signal.

Figure 4 shows the total harmonic distortion and signal to noise ratio versus differential output voltage level for both a single 5V and a $\pm 5\text{V}$ supply. The common mode voltage of the input signal is one-half the total power supply voltage of the filter. The spurious free dynamic range (SFDR), the level where the THD and S/N ratio are equal, is 72dB.

For best performance, the inputs should be driven differentially. For single-ended signals, connect the unused input to Pin 3 or a common mode reference.

The filter DC differential swings listed in the “Electrical Characteristics” are measured with input differential voltages of $0.9\text{V}_{\text{P-P}}$ and $1.5\text{V}_{\text{P-P}}$ for 5V and $\pm 5\text{V}$ supplies respectively. Ideally the corresponding output levels would be $3.6\text{V}_{\text{P-P}}$ and $6\text{V}_{\text{P-P}}$. As seen in Figure 4, these levels are above the range of linear operation. Input signals larger than $0.9\text{V}_{\text{P-P}}$ / $1.5\text{V}_{\text{P-P}}$ will result in phase inversion and should be avoided.

Output Common Mode and Differential Voltage Range

The output is a fully differential signal with a common mode level equal to the voltage at Pin 3 when Pin 5 is shorted to Pin 3. The best performance is achieved using

a common mode voltage that is equal to one-half of the total supply voltage. Figure 5 illustrates the THD versus output common mode voltage for a $0.5\text{V}_{\text{P-P}}/2.0\text{V}_{\text{P-P}}$ differential input/output voltage and a common mode input voltage that is equal to one-half the total supply voltage.

Output DC Offset Control

A unique feature of the LTC1566-1 is the ability to introduce a differential offset voltage at the output of the filter. As seen in the “Block Diagram”, if a DC voltage is applied to Pin 5 with respect to Pin 3, the same voltage will be added to the differential voltage seen between Pins 8 and 7.

The output DC offset control pin can be used for sideband suppression in differential modulators, calibration of A/D converters, or simple signal summation. Since the voltage summing occurs at the output of the filter, Pin 5 acts as a unfiltered input. The response from Pin 5 to Pin 8 – Pin 7 with Pins 1,2 and 3 grounded is shown in Figure 7. The range of voltages that can be applied to Pin 5 is shown in Figure 6 where THD is plotted versus output offset. Pin 3 is biased to mid supply.

Output Drive

Pins 7 and 8 can drive a $1\text{k}\Omega$ or 300pF load connected to AC ground with a $\pm 0.5\text{V}$ signal (corresponding to a $2\text{V}_{\text{P-P}}$ differential signal). For differential loads (loads connected across Pins 7 and 8) the outputs can produce a $2\text{V}_{\text{P-P}}$ differential signal across $2\text{k}\Omega$ or 150pF . For smaller signal amplitudes the outputs can drive correspondingly larger loads.




Figure 3




Figure 4




Figure 5

APPLICATIONS INFORMATION




Figure 6




Figure 7

Noise

The wideband noise of the filter is the RMS value of the output noise power spectral density integrated over a given bandwidth. Since the filter has a DC gain of 4, the wideband noise is divided by 4 when referred to the input. The input referred wideband noise is used to determine the signal-to-noise ratio at a given distortion level and hence the spurious free dynamic range. Most of the noise is concentrated in the filter passband and cannot be removed with post filtering (Table 1). The noise is mostly independent of supply level (Table 2).

Table 1. Input Referred Wideband Noise vs Bandwidth, Single 5V Supply

BANDWIDTH	TOTAL INTEGRATED NOISE
50kHz to 2MHz	62 μ V _{RMS}
50kHz to 4MHz	76 μ V _{RMS}


Table 2. Input Referred Wideband Noise vs Supply Voltage, 50kHz to 2MHz

BANDWIDTH	TOTAL INTEGRATED NOISE
V _S = 5V	62 μ V _{RMS}
V _S = \pm 5V	63 μ V _{RMS}

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.


S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)




15661fa

TYPICAL APPLICATIONS


A Fixture for Evaluation with Single-Ended, Ground Referenced Test Equipment



Simple Pulse Shaping Circuit for Single 5V Operation, 5Mbps 2 Level Data



Wideband CDMA Base Station Receiver Block Diagram



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1560-1	1MHz/500kHz Continuous Time, Lowpass Elliptic Filter	$f_{CUTOFF} = 500kHz$ or $1MHz$
LTC1562/LTC1562-2	Universal 8th Order Active RC Filters	$f_{CUTOFF(MAX)} = 150kHz$ (LTC1562), $f_{CUTOFF(MAX)} = 300kHz$ (LTC1562-2)
LTC1563-2/LTC1563-3	4th Order Active RC Lowpass Filters	$f_{CUTOFF(MAX)} = 256kHz$
LTC1565-31	650kHz Continuous Time, Linear Phase Lowpass Filter	7th Order, Differential Inputs and Outputs
LTC1569-6/LTC1569-7	Self Clocked, 10th Order Linear Phase Lowpass Filters	$f_{CLK}/f_{CUTOFF} = 64/1$, $f_{CUTOFF(MAX)} = 75kHz$ (LTC1569-6), $f_{CLK}/f_{CUTOFF} = 32/1$, $f_{CUTOFF(MAX)} = 300kHz$ (LTC1569-7)

15661fa

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Active Filters](#) category:

Click to view products by [Analog Devices](#) manufacturer:

Other Similar products are found below :

[VEMI256A-SD2-G4-08](#) [HMC894LP5ETR](#) [HMC896LP4ETR](#) [HMC891LP5ETR](#) [MAX7491CEE+](#) [MAX7413CUA+](#) [MAX7411CUA+](#)
[MAX281AEWE+](#) [MAX280EPA+](#) [MAX274AENG+](#) [LTC1064-3CSW#PBF](#) [LTC1060ACN#PBF](#) [LTC1069-1IS8#PBF](#) [LTC1164-6CSW#PBF](#) [LTC1064-2CSW#PBF](#) [LTC1569CS8-7#PBF](#) [LTC1164ACSW#PBF](#) [LTC1067-50CS#PBF](#) [LTC1164-6CN#PBF](#)
[LTC1059CN#PBF](#) [LTC1069-1CN8#PBF](#) [LTC1069-7IS8#PBF](#) [LTC1069-6CS8#PBF](#) [LTC1562IG-2#PBF](#) [LTC1164-5CSW#PBF](#) [LTC1566-1CS8#PBF](#) [LTC1064-7CN#PBF](#) [LTC1063CN8#PBF](#) [LTC1062CN8#PBF](#) [LTC6603IUF#PBF](#) [LTC1061ACN#PBF](#) [LTC1061CN#PBF](#)
[LTC1264CN#PBF](#) [LTC1562ACG#PBF](#) [LTC1562AIG#PBF](#) [LTC1064-3CN#PBF](#) [HMC890ALP5E](#) [HMC892ALP5E](#) [HMC891ALP5E](#)
[HMC882ALP5E](#) [HMC881ALP5E](#) [ADMV8420ACPZ](#) [ADMV8432ACPZ](#) [HMC881LP5ETR](#) [HMC882LP5ETR](#) [HMC1000LP5ETR](#)
[LTC1068IN#PBF](#) [LTC1566-1IS8#PBF](#) [LTC1569IS8-6#PBF](#) [LTC1069-1CS8#PBF](#)