

μPower, 3V, 12-Bit, 150ksps 1- and 2-Channel ADCs in MSOP

FEATURES

- 12-Bit 150ksps ADCs in MSOP Package
- Single 3V Supply
- Low Supply Current: 450µA (Typ)
- Auto Shutdown Reduces Supply Current to 10µA at 1ksps
- True Differential Inputs
- 1-Channel (LTC1860L) or 2-Channel (LTC1861L) Versions
- SPI/MICROWIRETM Compatible Serial I/O
- High Speed Upgrade to LTC1285/LTC1288
- Pin Compatible with 16-Bit LTC1864L/LTC1865L
- No Minimum Data Transfer Rate

APPLICATIONS

- High Speed Data Acquisition
- Portable or Compact Instrumentation
- Low Power Battery-Operated Instrumentation
- Isolated and/or Remote Data Acquisition

DESCRIPTION

The LTC®1860L/LTC1861L are 12-bit A/D converters that are offered in MSOP and SO-8 packages and operate on a single 3V supply. At 150ksps, the supply current is only 450µA. The supply current drops at lower speeds because the LTC1860L/LTC1861L automatically power down between conversions. These 12-bit switched capacitor successive approximation ADCs include sample-and-holds. The LTC1860L has a differential analog input with an external reference pin. The LTC1861L offers a software-selectable 2-channel MUX and an external reference pin on the MSOP version.


The 3-wire, serial I/O, MSOP or SO-8 package and extremely high sample rate-to-power ratio make these ADCs ideal choices for compact, low power, high speed systems.

These ADCs can be used in ratiometric applications or with external references. The high impedance analog inputs and the ability to operate with reduced spans down to 1V full scale allow direct connection to signal sources in many applications, eliminating the need for external gain stages.


LT, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corporation.

TYPICAL APPLICATION

Single 3V Supply, 150ksps, 12-Bit Sampling ADC



Supply Current vs Sampling Frequency






ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

| Power Dissipation | 400mW |
|-------------------------------------|----------------|
| Operating Temperature Range | |
| LTC1860LC/LTC1861LC | 0°C to 70°C |
| LTC1860LI/LTC1861LI | 40°C to 85°C |
| Storage Temperature Range | –65°C to 150°C |
| Lead Temperature (Soldering, 10 sec | c) 300°C |

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

CONVERTER AND MULTIPLEXER CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$, $V_{REF} = 2.5V$, $f_{SCK} = f_{SCK(MAX)}$ as defined in Recommended Operating Conditions, unless otherwise noted.

| PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-----------------------------------|---------------------------------------|---|----------------|---------|--|--------------------|
| Resolution | | • | 12 | | | Bits |
| No Missing Codes Resolution | | • | 12 | | | Bits |
| INL | (Note 3) | • | | | ±1 | LSB |
| Transition Noise | | | | 0.13 | | LSB _{RMS} |
| Gain Error | | • | | | ±20 | m۷ |
| Offset Error | | • | | ±2 | ±5 | m۷ |
| Input Differential Voltage Range | $V_{IN} = IN^+ - IN^-$ | • | 0 | | V _{REF} | V |
| Absolute Input Range | IN+ Input IN ⁻ Input | | -0.05 -0.05 | | V _{CC} + 0.05 V _{CC} /2 | V |
| V _{REF} Input Range | LTC1860L S0-8 and MSOP, LTC1861L MSOP | | 1 | | V _{CC} | ٧ |
| Analog Input Leakage Current | (Note 4) | • | | | ±1 | μΑ |
| C _{IN} Input Capacitance | In Sample Mode During Conversion | | | 12 5 | | pF pF |
| | | | | | | 18601L |

LINEAR

DYNAMIC ACCURACY

 T_A = 25°C. V_{CC} = 3V, V_{REF} = 3V, f_{SAMPLE} = 150kHz, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------|---|----------------------|-----|-----|-----|-------|
| SNR | Signal-to-Noise Ratio | | | 72 | | dB |
| S/(N + D) | Signal-to-Noise Plus Distortion Ratio | 1kHz Input Signal | | 72 | | dB |
| THD | Total Hamonic Distortion Up to 5th Harmonic | 1kHz Input Signal | | 86 | | dB |
| | Full Power Bandwidth | | | 10 | | MHz |
| | Full Linear Bandwidth | $S/(N + D) \ge 68dB$ | | 30 | | kHz |

DIGITAL AND DC ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$, $V_{REF} = 2.5V$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---------------------|---|---|---|------------|---------------|-----------|----------|
| V _{IH} | High Level Input Voltage | V _{CC} = 3.3V | • | 1.9 | | | V |
| V _{IL} | Low Level Input Voltage | V _{CC} = 2.7V | • | | | 0.45 | V |
| I _{IH} | High Level Input Current | $V_{IN} = V_{CC}$ | • | | | 2.5 | μΑ |
| I _{IL} | Low Level Input Current | $V_{IN} = 0V$ | • | | | -2.5 | μА |
| V _{OH} | High Level Output Voltage | $V_{CC} = 2.7V, I_0 = 10\mu A$ $V_{CC} = 2.7V, I_0 = 360\mu A$ | • | 2.3 2.1 | 2.6 2.45 | | V |
| V_{OL} | Low Level Output Voltage | $V_{CC} = 2.7V$, $I_0 = 400\mu A$ | • | | | 0.3 | V |
| I _{OZ} | Hi-Z Output Leakage | CONV = V _{CC} | • | | | ±3 | μА |
| I _{SOURCE} | Output Source Current | V _{OUT} = 0V | | | -6.5 | | mA |
| I _{SINK} | Output Sink Current | $V_{OUT} = V_{CC}$ | | | 6.5 | | mA |
| I _{REF} | Reference Current (LTC1860L SO-8, MSOP and LTC1861L MSOP) | CONV = V _{CC} f _{SMPL} = f _{SMPL(MAX)} | • | | 0.001 0.01 | 3 0.1 | μA mA |
| I _{CC} | Supply Current | CONV = V _{CC} After Conversion f _{SMPL} = f _{SMPL(MAX)} | • | | 0.5 0.45 | 10 1.0 | μA mA |
| P_{D} | Power Dissipation | $f_{SMPL} = f_{SMPL(MAX)}$ | | | 1.22 | | mW |

RECOMMENDED OPERATING CONDITIONS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---------------------|---|--------------------------|---|-------------------|---------------------|-----|--------------------|
| V _{CC} | Supply Voltage | | | 2.7 | | 3.6 | V |
| f _{SCK} | Clock Frequency | | • | DC | | 8 | MHz |
| t _{CYC} | Total Cycle Time | | | 12 • SCK | + t _{CONV} | | μS |
| t _{SMPL} | Analog Input Sampling Time (Note 5) | LTC1860L LTC1861L | | 12 10 | | | SCK SCK |
| t _{suCONV} | Setup Time CONV↓ Before First SCK↑, (See Figure 1) | | | 60 | | | ns |
| t _{hDI} | Holdtime SDI After SCK↑ | LTC1861L | | 30 | | | ns |
| t _{suDI} | Setup Time SDI Stable Before SCK↑ | LTC1861L | | 30 | | | ns |
| t _{WHCLK} | SCK High Time | $f_{SCK} = f_{SCK(MAX)}$ | | 45% | | | 1/f _{SCK} |
| t _{WLCLK} | SCK Low Time | $f_{SCK} = f_{SCK(MAX)}$ | | 45% | | | 1/f _{SCK} |
| t _{WHCONV} | CONV High Time Between Data Transfer Cycles | | | t _{CONV} | | | μs |
| t _{WLCONV} | CONV Low Time During Data Transfer | | | 12 | | | SCK |
| t _{hCONV} | Hold Time CONV Low After Last SCK↑ | | | 26 | | | ns |



TIMING CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$, $V_{REF} = 2.5V$, $f_{SCK} = f_{SCK(MAX)}$ as defined in Recommended Operating Conditions, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|------------------------|--|--------------------------|---|-----|-----|----------|----------|
| t _{CONV} | Conversion Time (See Figure 1) | | • | | 3.7 | 4.66 | μS |
| f _{SMPL(MAX)} | Maximum Sampling Frequency | | • | 150 | | | kHz |
| t _{dDO} | Delay Time, SCK↓ to SDO Data Valid | C _{LOAD} = 20pF | • | | 45 | 55 60 | ns ns |
| t _{dis} | Delay Time, CONV↑ to SDO Hi-Z | | • | | 55 | 120 | ns |
| t _{en} | Delay Time, CONV↓to SDO Enabled | $C_{LOAD} = 20pF$ | • | | 35 | 120 | ns |
| t _{hDO} | Time Output Data Remains Valid After SCK↓ | C _{LOAD} = 20pF | • | 5 | 15 | | ns |
| t _r | SDO Rise Time | C _{LOAD} = 20pF | | | 25 | | ns |
| t _f | SDO Fall Time | C _{LOAD} = 20pF | | | 12 | | ns |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.


Note 3: Integral nonlinearity is defined as deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 4: Channel leakage current is measured while the part is in sample


Note 5: Assumes $f_{SCK} = f_{SCK(MAX)}$. In the case of the LTC1860L SCK does not have to be clocked during this time if the SDO data word is not desired. In the case of the LTC1861L a minimum of 2 clocks are required on the SCK input after CONV falls to configure the MUX during this time.

TYPICAL PERFORMANCE CHARACTERISTICS


Supply Current vs Sampling Frequency



Supply Current vs Temperature



Sleep Current vs Temperature




1860L/61L G


LINEAR

TYPICAL PERFORMANCE CHARACTERISTICS


Reference Current vs Sampling Rate CONV LOW = 1.5µs T_A = 25°C



Reference Current vs Temperature




Reference Current vs Reference Voltage




1860L/61L G06


Typical INL Curve









Analog Input Leakage vs **Temperature**




Change in Offset vs Reference Voltage




Change in Offset vs Temperature





Change in Gain Error vs Reference Voltage





TYPICAL PERFORMANCE CHARACTERISTICS














PIN FUNCTIONS LTC1860L

V_{REF} (**Pin 1**): Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND.

IN⁺, **IN**⁻ (**Pins 2, 3**): Analog Inputs. These inputs must be free of noise with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.

CONV (Pin 5): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left

high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

SDO (Pin 6): Digital Data Output. The A/D conversion result is shifted out of this pin.

SCK (Pin 7): Shift Clock Input. This clock synchronizes the serial data transfer.

V_{CC} (**Pin 8**): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.



PIN FUNCTIONS

LTC1861L (MSOP Package)

CONV (Pin 1): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

CHO, **CH1** (**Pins 2**, **3**): Analog Inputs. These inputs must be free of noise with respect to AGND.

AGND (Pin 4): Analog Ground. AGND should be tied directly to an analog ground plane.

DGND (Pin 5): Digital Ground. DGND should be tied directly to an analog ground plane.

SDI (Pin 6): Digital Data Input. The A/D configuration word is shifted into this input.

SDO (Pin 7): Digital Data Output. The A/D conversion result is shifted out of this output.

SCK (Pin 8): Shift Clock Input. This clock synchronizes the serial data transfer.

V_{CC} (**Pin 9**): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

V_{REF} (**Pin 10**): Reference Input. The reference input defines the span of the A/D converter and must be kept free of noise with respect to AGND.

LTC1861L (SO-8 Package)

CONV (Pin 1): Convert Input. A logic high on this input starts the A/D conversion process. If the CONV input is left high after the A/D conversion is finished, the part powers down. A logic low on this input enables the SDO pin, allowing the data to be shifted out.

CHO, **CH1** (**Pins 2**, **3**): Analog Inputs. These inputs must be free of noise with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.


SDI (Pin 5): Digital Data Input. The A/D configuration word is shifted into this input.

SDO (Pin 6): Digital Data Output. The A/D conversion result is shifted out of this output.

SCK (Pin 7): Shift Clock Input. This clock synchronizes the serial data transfer.

 V_{CC} (Pin 8): Positive Supply. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. V_{REF} is tied internally to this pin.


FUNCTIONAL BLOCK DIAGRAM






TEST CIRCUITS


Load Circuit for t_{dDO}, t_r, t_f, t_{dis} and t_{en}




Voltage Waveforms for ten




Voltage Waveforms for SDO Delay Times, t_{dDO} and t_{hDO}



Voltage Waveforms for SDO Rise and Fall Times, tr, tf



Voltage Waveforms for t_{dis}



NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL

APPLICATIONS INFORMATION

LTC1860L OPERATION

Operating Sequence

The LTC1860L conversion cycle begins with the rising edge of CONV. After a period equal to t_{CONV} , the conversion is finished. If CONV is left high after this time, the LTC1860L goes into sleep mode drawing only leakage current. On the falling edge of CONV, the LTC1860L goes into sample mode and SDO is enabled. SCK synchronizes the data transfer with each bit being transmitted from SDO on the falling SCK edge. The receiving system should capture the data from SDO on the rising edge of SCK. After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 1.

Analog Inputs

The LTC1860L has a unipolar differential analog input. The converter will measure the voltage between the "IN+" and "IN-" inputs. A zero code will occur when IN+ minus IN-equals zero. Full scale occurs when IN+ minus IN-equals V_{REF} minus 1LSB. See Figure 2. Both the "IN+" and "IN-" inputs are sampled at the same time, so common mode noise on the inputs is rejected by the ADC. If "IN-" is grounded and V_{REF} is tied to V_{CC} , a rail-to-rail input span will result on "IN+" as shown in Figure 3.

Reference Input

The voltage on the reference input of the LTC1860L (and the LTC1861L MSOP package) defines the full-scale range of the A/D converter. These ADCs can operate with reference voltages from V_{CC} to 1V.



APPLICATIONS INFORMATION




Figure 1. LTC1860L Operating Sequence




Figure 2. LTC1860L Transfer Curve

Figure 3. LTC1860L with Rail-to-Rail Input Span

LTC1861L OPERATION

Operating Sequence

The LTC1861L conversion cycle begins with the rising edge of CONV. After a period equal to t_{CONV} , the conversion is finished. If CONV is left high after this time, the LTC1861L goes into sleep mode. The LTC1861L's 2-bit data word is clocked into the SDI input on the rising edge of SCK after CONV goes low. Additional inputs on the SDI pin are then ignored until the next CONV cycle. The shift clock (SCK) synchronizes the data transfer with each bit being transmitted on the falling SCK edge and captured on the rising SCK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex). After completing the data transfer, if further SCK clocks are applied with CONV low, SDO will output zeros indefinitely. See Figure 4.

Analog Inputs

The two bits of the input word (SDI) assign the MUX configuration for the next requested conversion. For a

given channel selection, the converter will measure the voltage between the two channels indicated by the "+" and "-" signs in the selected row of Table 1. In single-ended mode, all input channels are measured with respect to GND (or AGND). A zero code will occur when the "+" input minus the "-" input equals zero. Full scale occurs when the "+" input minus the "-" input equals V_{REF} minus 1LSB. See Figure 5. Both the "+" and "-" inputs are sampled at the same time so common mode noise is rejected. The input span in the SO-8 package is fixed at $V_{REF} = V_{CC}$. If the "-" input in differential mode is grounded, a rail-to-rail input span will result on the "+" input.

Reference Input

The reference input of the LTC1861L SO-8 package is internally tied to $V_{CC}.$ The span of the A/D converter is therefore equal to $V_{CC}.$ The voltage on the reference input of the LTC1861L MSOP package defines the span of the A/D converter. The LTC1861L MSOP package can operate with reference voltages from 1V to $V_{CC}.$





APPLICATIONS INFORMATION




Figure 4. LTC1861L Operating Sequence




Figure 5. LTC1861L Transfer Curve

| Table 1. | Multiplexer | Channel | Selection |
|----------|-------------|---------|-----------|
|----------|-------------|---------|-----------|

| | MUX AD | MUX ADDRESS | | | |
|--------------|----------|-------------|---|---|---------------|
| | SGL/DIFF | ODD/SIGN | 0 | 1 | GND |
| SINGLE-ENDED | 1 | 0 | + | | _ |
| MUX MODE | 1 | 1 | | + | _ |
| DIFFERENTIAL | 0 | 0 | + | - | |
| MUX MODE (| 0 | 1 | _ | + | |
| | | | | | 100 ACE TOL 1 |

GENERAL ANALOG CONSIDERATIONS

Grounding

The LTC1860L/LTC1861L should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance, use a printed circuit board. The ground pins (AGND and DGND for the LTC1861L MSOP package and GND for the LTC1860L and LTC1861L SO-8 package) should be tied directly to the analog ground plane with minimum lead length.

Bypassing

For good performance, the V_{CC} and V_{REF} pins must be free of noise and ripple. Any changes in the V_{CC}/V_{REF} voltage with respect to ground during the conversion cycle can

induce errors or noise in the output code. Bypass the V_{CC} and V_{REF} pins directly to the analog ground plane with a minimum of $1\mu F$ tantalum. Keep the bypass capacitor leads as short as possible.

Analog Inputs


Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1860L/LTC1861L have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem if source resistances are less than 200Ω or high speed op amps are used (e.g., the LT®1211, LT1469, LT1807, LT1810, LT1630, LT1226 or LT1215). But if large source resistances are used, or if slow settling op amps drive the inputs, take care to ensure the transients caused by the current spikes settle completely before the conversion begins.



PACKAGE DESCRIPTION

MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660)




MS Package 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661) 3.00 ± 0.102 (.118 ± .004) 0.497 ± 0.076 (NOTE 3) (0196 + 003) $\frac{0.889 \pm 0.127}{(.035 \pm .005)}$ 10 9 8 7 6 REF 3.00 ± 0.102 5.23 (.206) MIN 4.90 ± 0.15 3.2 DETAIL "A" $(.118 \pm .004)$ (1.93 + .006)0.254 NOTE 4 (.010) GAUGE PLANE $\begin{array}{c} \underline{0.305 \pm 0.038} \\ (.0120 \pm .0015) \\ TYP \end{array}$ 1 2 3 4 5 0.53 ± 0.01 $(.021 \pm .006)$ $\frac{1.10}{(.043)}$ 0.86 RECOMMENDED SOLDER PAD LAYOUT (.034) REF DETAIL "A' MAX 0.18 (.007)NOTE: 1. DIMENSIONS IN MILLIMETER/(INCH) SEATING PLANE 2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. 0.17 - 0.27 $\underline{0.13\pm0.076}$ (.007 - .011) $(.005 \pm .003)$ 0.50 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006') PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006') PER SIDE TYP (.0197)

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



TYPICAL APPLICATION

Tiny 2-Chip Data-Acquistion System

LTC6910-1 (IN TSOT-23 PACKAGE) COMPACTLY ADDS 40dB OF INPUT GAIN RANGE TO THE LTC1860L (IN MSOP 8-PIN PACKAGE). SINGLE 3V SUPPLY

CONTROL

10001/01/ 7400

RELATED PARTS

| PART NUMBER | SAMPLE RATE POWER DISSIPATION | | DESCRIPTION |
|------------------------|----------------------------------|----------------|--|
| 12-Bit Serial I/O ADCs | 3 | | |
| LTC1286/LTC1298 | 12.5ksps/11.1ksps | 1.3mW/1.7mW | 1-Channel with Ref. Input (LTC1286), 2-Channel (LTC1298), 5V |
| LTC1400 | 400ksps | 75mW | 1-Channel, Bipolar or Unipolar Operation, Internal Reference, 5V |
| LTC1401 | 200ksps | 15mW | SO-8 with Internal Reference, 3V |
| LTC1402 | 2.2Msps | 90mW | Serial I/O, Bipolar or Unipolar, Internal Reference |
| LTC1404 | 600ksps | 25mW | SO-8 with Internal Reference, Bipolar or Unipolar, 5V |
| LTC1860/LTC1861 | 250ksps | 4.25mW | SO-8, MS8, 1-Channel, 5V/SO-8, MS, 2-Channel, 5V |
| 14-Bit Serial I/O ADCs | 3 | | |
| LTC1417 | 400ksps | 20mW | 16-Pin SSOP, Unipolar or Bipolar, Reference, 5V |
| LTC1418 | 200ksps | 15mW | Serial/Parallel I/O, Internal Reference, 5V |
| 16-Bit Serial I/O ADCs | 3 | | |
| LTC1609 | 200ksps | 65mW | Configurable Bipolar or Unipolar Input Ranges, 5V |
| LTC1864/LTC1865 | 250ksps | 4.25mW | SO-8, MS8, 1-Channel, 5V/SO-8, MS, 2-Channel, 5V |
| LTC1864L/LTC1865L | 150ksps | 1.22mW | SO-8, MS8, 1-Channel, 3V/SO-8, MS, 2-Channel, 3V |
| References | | | |
| LT1460 | Micropower Precision Ser | ries Reference | Bandgap, 130μA Supply Current, 10ppm/°C, Available in SOT-23 |
| LT1790 | Micropower Low Dropout Reference | | 60μA Supply Current, 10ppm/°C, SOT-23 |

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog to Digital Converters - ADC category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP33151D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MCP33141-05T-E/MS MCP33141D-10T-E/MS MCP33151-10T-E/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN LTC1605IG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW MCP3422A0-E/MS MCP3426A2-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3423-E/UN MCP3422A0-E/MC AD9220AR MAX11123ATI+ MAX11212AEUB+ MAX11207EEE+ MAX11135ATI+ TLV1570CDW TLC3574IDWR TLC0838CDWR AD7714ARZ-5REEL AD7914BRUZ-REEL7 AD977ABRZ