## 12-/16-Bit, 8-Channel 175ksps ADCs

## DESCRIPTIOn

The LTC ${ }^{\circledR 1863 L / L T C 1867 L ~ a r e ~ p i n ~ c o m p a t i b l e, ~ 8-c h a n n e l ~}$ 12-/16-bit A/D converters with serial I/O and an internal reference.

The 8-channel input multiplexer can be configured for either single-ended or differential inputs and unipolar or bipolar conversions (or combinations thereof). The ADCs convert 0 V to 2.5 V unipolar inputs or $\pm 1.25 \mathrm{~V}$ bipolar inputs. The ADCs typically draw only $750 \mu \mathrm{~A}$ from a single 2.7 V supply. The automatic nap and sleep modes benefit power sensitive applications.
The LTC1867L's DC performance is outstanding with a $\pm 3$ LSB INL specification and 16-bit no missing codes over temperature.
Housed in a compact, narrow 16-pin SSOP package, the LTC1863L/LTC1867L can be used in space-sensitive as well as low power applications.

All registered trademarks and trademarks are the property of their respective owners.

- Industrial Process Control
- High Speed Data Acquisition
- Battery Operated Systems
- Multiplexed Data Acquisition Systems
- Imaging Systems


## features

- Sample Rate: 175ksps
- 16-Bit No Missing Codes and $\pm 3$ LSB Max INL
- 8-Channel Multiplexer with:
- Single Ended or Differential Inputs and
- Unipolar or Bipolar Conversion Modes
- SPI/MICROWIRE Serial I/O
- 2.7V Guaranteed Supply Voltage
- Pin Compatible with LTC1863/LTC1867
- True Differential Inputs
- On-Chip or External Reference
- Low Power: $750 \mu \mathrm{~A}$ at $175 \mathrm{ksps}, 300 \mu \mathrm{~A}$ at 50 ksps
- Sleep Mode
- Automatic Nap Mode Between Conversions
- 16-Pin Narrow SSOP Package
- AEC-Q100 Qualified for Automotive Application


## APPLICATIONS

## BLOCK DIAGRAM



## absolute maximum ratings

## (Notes 1, 2)

Supply Voltage (VD) $\qquad$
Analog Input Voltage
CHO-CH7/COM (Note 3) ........... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
$V_{\text {REF }}$, REFCOMP (Note 4) ......... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Digital Input Voltage (SDI, SCK, $\overline{C S} / C O N V)$
(Note 4) $\qquad$ -0.3 V to 10 V
Digital Output Voltage (SDO) ....... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
Power Dissipation $\qquad$ 500 mW
Operating Temperature Range
LTC1863LC/LTC1867LC/LTC1867LAC ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC1863LI/LTC1867LI/LTC1867LAI..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec )................... $300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



Consult ADI Marketing for parts specified with wider operating temperature ranges.

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC1863LCGN\#PBF | LTC1863LCGN\#TRPBF | 1863 L | $16-$ Lead Narrow Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1863LIGN\#PBF | LTC1863LIGN\#TRPBF | 1863 L | $16-$ Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1867LCGN\#PBF | LTC1867LCGN\#TRPBF | 1867 L | $16-$ Lead Narrow Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1867LIGN\#PBF | LTC1867LIGN\#TRPBF | 1867 L | $16-$ Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1867LACGN\#PBF | LTC1867LACGN\#TRPBF | 1867 L | $16-$ Lead Narrow Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1867LAIGN\#PBF | LTC1867LAIGN\#TRPBF | 1867 L | $16-$ Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| AUTOMOTIVE PRODUCTS** |  |  |  |  |
| LTC1863LIGN\#WPBF | LTC1863LIGN\#WTRPBF | 1863 L | $16-$ Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1867LIGN\#WPBF | LTC1867LIGN\#WTRPBF | 1867 L | $16-$ Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1867LAIGN\#WPBF | LTC1867LAIGN\#WTRPBF | 1867 L | $16-L e a d ~ N a r r o w ~ P l a s t i c ~ S S O P ~$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a \#W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

COПVERTER CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, external $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ (Notes 5,6 )

| PARAMETER | CONDITIONS |  | LTC1863L |  |  | LTC1867L |  |  | LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution |  | $\bullet$ | 12 |  |  | 16 |  |  | 16 |  |  | Bits |
| No Missing Codes |  | $\bullet$ | 12 |  |  | 15 |  |  | 16 |  |  | Bits |
| Integral Linearity Error | Unipolar (Note 7) Bipolar | $\bullet$ |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | LSB LSB |
| Differential Linearity Error |  | $\bullet$ |  |  | $\pm 1$ | -2 |  |  | -1 |  |  | LSB |
| Transition Noise |  |  |  | 0.1 |  |  | 1.6 |  |  | 1.6 |  | $\mathrm{LSB}_{\text {RMS }}$ |
| Offset Error | Unipolar (Note 8) Bipolar | $\bullet$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 32 \\ & \pm 64 \end{aligned}$ |  |  | $\begin{aligned} & \pm 32 \\ & \pm 64 \end{aligned}$ | LSB LSB |
| Offset Error Match | Unipolar Bipolar |  |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | LSB LSB |
| Offset Error Drift |  |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

COПVERTER CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{D D}=2.7 \mathrm{~V}$, external $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ (Notes 5,6 )

| PARAMETER | CONDITIONS | LTC1863L |  |  | LTC1867L |  |  | LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Gain Error | Unipolar Bipolar |  |  | $\begin{aligned} & \pm 6 \\ & \pm 6 \end{aligned}$ |  |  | $\begin{aligned} & \pm 96 \\ & \pm 96 \end{aligned}$ |  |  | $\begin{aligned} & \pm 64 \\ & \pm 64 \end{aligned}$ | LSB |
| Gain Error Match | Unipolar Bipolar |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | LSB LSB |
| Gain Error Tempco | Internal Reference External Reference |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Power Supply Sensitivity | $V_{D D}=2.7 \mathrm{~V}-3.6 \mathrm{~V}$ |  | $\pm 1$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  | LSB |

## DYПAMIC ACCURACY $V_{D D}=3 V$, external $V_{\text {REF }}=1.25 \mathrm{~V}$ (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | LTC1863L |  | LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 1kHz Input Signal |  | 73.1 |  | 83.7 |  | dB |
| S/(N+D) | Signal-to-(Noise + Distortion) Ratio | 1kHz Input Signal |  | 73 |  | 83.1 |  | dB |
| THD | Total Harmonic Distortion | 1kHz Input Signal, Up to 5th Harmonic |  | -91.8 |  | -92.3 |  | dB |
|  | Peak Harmonic or Spurious Noise | 1kHz Input Signal |  | -94.8 |  | -95.1 |  | dB |
|  | Channel-to-Channel Isolation | 100kHz Input Signal |  | -100 |  | -112 |  | dB |
|  | Full Power Bandwidth | -3dB Point |  | 1.25 |  | 1.25 |  | MHz |

AПALOG IMPUT The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
|  | Analog Input Range | Unipolar Mode (Note 9) Bipolar Mode | $\bullet$ |  | $\begin{gathered} 0 \text { to } 2.5 \\ \pm 1.25 \end{gathered}$ |  | V |
| $\mathrm{C}_{\text {IN }}$ | Analog Input Capacitance for CHO to CH7/COM | Between Conversions (Sample Mode) During Conversions (Hold Mode) |  |  | $\begin{gathered} \hline 32 \\ 4 \end{gathered}$ |  | pF pF |
| $\mathrm{t}_{\text {ACO }}$ | Sample-and-Hold Acquisition Time |  | $\bullet$ | 2.01 | 1.68 |  | $\mu \mathrm{S}$ |
|  | Input Leakage Current | On Channels, $\mathrm{CHX}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

## LTC1863L/LTC1867L

## InTERNAL REFEREOCE CHARACTERISTICS (Note 5)

| PARAMETER | CONDITIONS | LTC1863L/LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {REF }}$ Output Voltage | IOUT $=0$ | 1.235 | 1.25 | 1.265 | V |
| $V_{\text {REF }}$ Output Tempco | $\mathrm{I}_{\text {OUT }}=0$ |  | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ Line Regulation | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ |  | 0.3 |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{V}_{\text {REF }}$ Output Resistance | $\left\|\mathrm{l}_{\text {Out }}\right\| \leq 0.1 \mathrm{~mA}$ |  | 3 |  | k $\Omega$ |
| REFCOMP Output Voltage | IOUT $=0$ |  | 2.5 |  | V |

## DIGITAL InPUTS AnD DIGITAL OUTPUTS The odenotes the specifications wich apply ver the

 full operating temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. (Note 5)| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ | $\bullet$ | 1.9 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | $\bullet$ |  |  | 0.45 | V |

DIGITAL INPUTS AnD DIGITAL OUTPUTS The odenotes the specifications which apply ver the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)


POWER REQUIREMEПTS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | (Note 9) |  | 2.7 |  | 3.6 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | $\mathrm{f}_{\text {SAMPLE }}=175 \mathrm{ksps}$, Internal REF <br> NAP Mode <br> SLEEP Mode | $\bullet$ |  | $\begin{aligned} & 0.75 \\ & 170 \\ & 0.2 \end{aligned}$ | $1$ <br> 3 | $m A$ $\mu \mathrm{~A}$ $\mu \mathrm{~A}$ |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation | $\mathrm{f}_{\text {SAMPLE }}=175 \mathrm{ksps}$ | $\bullet$ |  | 2 | 2.7 | mW |

TIMING CHARACTERISTICS The odenotes the specifiataions witich apply vere the tul operating lemperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {SAMPLE }}$ | Maximum Sampling Frequency |  | $\bullet$ | 175 |  |  | kHz |
| tconv | Conversion Time |  | $\bullet$ |  | 3.2 | 3.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{ACO}}$ | Acquisition Time |  | $\bullet$ | 2.01 | 1.68 |  | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\text {SCK }}$ | SCK Frequency |  |  |  |  | 20 | MHz |
| $\mathrm{t}_{1}$ | $\overline{\text { CS/CONV High Time }}$ | Short $\overline{\mathrm{C}} / \mathrm{CONV}$ Pulse Mode | $\bullet$ | 40 | 100 |  | ns |
| $\mathrm{t}_{2}$ | SDO Valid After SCK】 | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (Note 11) | $\bullet$ |  | 22 | 47 | ns |
| $t_{3}$ | SDO Valid Hold Time After SCK $\downarrow$ | $C_{L}=25 \mathrm{pF}$ | $\bullet$ | 5 | 17 |  | ns |
| $t_{4}$ | SDO Valid After $\overline{\mathrm{CS}} / \mathrm{CONV} \downarrow$ | $C_{L}=25 \mathrm{pF}$ | $\bullet$ |  | 20 | 40 | ns |
| $\mathrm{t}_{5}$ | SDI Setup Time Before SCK $\uparrow$ |  | $\bullet$ | 15 | -6 |  | ns |
| $\mathrm{t}_{6}$ | SDI Hold Time After SCK $\uparrow$ |  | $\bullet$ | 15 | 6 |  | ns |
| $\mathrm{t}_{7}$ | SLEEP Mode Wake-Up Time | $\mathrm{C}_{\text {REFCOMP }}=10 \mu \mathrm{~F}, \mathrm{C}_{\text {VREF }}=2.2 \mu \mathrm{~F}$ |  |  | 80 |  | ms |
| $\mathrm{t}_{8}$ | Bus Relinquish Time After $\overline{\mathrm{CS}} / \mathrm{CONV} \uparrow$ | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\bullet$ |  | 30 | 50 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to GND (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents up to 100 mA without latchup.
Note 4: When these pin voltages are taken below GND, they will be clamped by internal diodes. This product can handle input currents up to 100 mA below $G N D$ without latchup. These pins are not clamped to $\mathrm{V}_{\mathrm{DD}}$.
Note 5: $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, $\mathrm{f}_{\mathrm{SAMPLE}}=175 \mathrm{ksps}$ and $\mathrm{f}_{\mathrm{SCK}}=20 \mathrm{MHz}$ at $25^{\circ} \mathrm{C}$, $t_{r}=t_{f}=5 \mathrm{~ns}$ and $V_{I N}=1.25 \mathrm{~V}$ for bipolar mode unless otherwise specified. Note 6: Linearity, offset and gain error specifications apply for both unipolar and bipolar modes. The INL and DNL are tested in bipolar mode.
Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Unipolar offset is the offset voltage measured from $+1 / 2$ LSB when the output code flickers between 0000000000000000 and 0000000000000001 for LTC1867L and between 000000000000 and 000000000001 for LTC1863L. Bipolar offset is the offset voltage measured from -1/2LSB when output code flickers between 00000000 00000000 and 1111111111111111 for LTC1867L, and between 000000000000 and 111111111111 for LTC1863L.
Note 9: Recommended operating conditions. The input range of $\pm 1.25 \mathrm{~V}$ for bipolar mode is measured with respect to $\mathrm{V}_{\mathbb{I N}}=1.25 \mathrm{~V}$. For unipolar mode, common mode input range is $O V$ to $V_{D D}$ for the positive input and 0 V to 1.5 V for the negative input. For bipolar mode, common mode input range is 0 V to $\mathrm{V}_{D D}$ for both positive and negative inputs.
Note 10: Guaranteed by design, not subject to test.
Note 11: $\mathrm{t}_{2}$ of 47 ns maximum allows $\mathrm{f}_{\mathrm{Sck}}$ up to 10 MHz for rising capture with $50 \%$ duty cycle and f Sck up to 20 MHz for falling capture (with 3ns setup time for the receiving logic).

## TYPICAL PERFORMANCE CHARACTERISTICS



1863L7L G01
4096 Points FFT Plot

(LTC1867L)
Total Harmonic Distortion vs Input Frequency


Differential Nonlinearity vs Output Code


1863L7L G02


1863L7L G05

4096 Points FFT Plot
( $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, Internal REF)


1863L7L G03

## Signal-to-(Noise + Distortion)

 Ratio vs Input Frequency

1863L7L G06

## Power Supply Feedthrough vs Ripple Frequency



Supply Current vs fsample (LTC1863L/LTC1867L)


## TYPICAL PERFORMANCE CHARACTERISTICS

## (LTC1863L/ LTC1867L)


(LTC1863L/ LTC1867L)

Integral Nonlinearity vs Output Code (LTC1863L)


Differential Nonlinearity vs Output Code (LTC1863L)


## PIn functions

CHO-CH7/COM (Pins 1-8): Analog Input Pins. Analog inputs must be free of noise with respect to GND. CH7/ COM can be either a separate channel or the common minus input for the other channels. Unused channels should be tied to ground.
REFCOMP (Pin 9): Reference Buffer Output Pin. Bypass to GND with a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor ( 2.5 V Nominal). To overdrive REFCOMP, tie $\mathrm{V}_{\text {REF }}$ to GND.
$V_{\text {REF }}$ (Pin 10): 1.25 V Reference Output. This pin can also be used as an external reference buffer input for improved accuracy and drift. Bypass to GND with a $2.2 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
$\overline{\mathrm{CS}} / \mathbf{C O N V}$ (Pin 11): This input provides the dual function of initiating conversions on the ADC and also frames the serial data transfer.

SCK (Pin 12): Shift Clock. This clock synchronizes the serial data transfer.

SDO (Pin 13): Digital Data Output. The A/D conversion result is shifted out of this output. Straight binary format for unipolar mode and two's complement format for bipolar mode.
SDI (Pin 14): Digital Data Input Pin. The A/D configuration word is shifted into this input.

GND (Pin 15): Analog and Digital GND.
$V_{D D}$ (Pin 16): Analog and Digital Power Supply. Bypass to GND with a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. When powering up the LTC1863L/LTC1867L, or any time $V_{D D}$ falls below the minimum specified operating voltage, one dummy conversion must be initiated by providing a rising edge on the $\overline{\mathrm{CS}} / \mathrm{CONV}$ pin. The first conversion result may be invalid and should be ignored. Once the $\overline{\mathrm{CS}} / \mathrm{CONV}$ pin is returned low, a DIN word can be shifted into SDI to program the configuration for the next conversion. Wait at least t7, the SLEEP Mode Wake-Up Time of 80 ms , before initiating the second conversion to obtain a valid conversion result.

## TYPICAL CONnECTION DIAGRAM



## LTC1863L/LTC1867L

## TEST CIRCUITS

Load Circuits for Access Timing

(A) Hi-Z TO $\mathrm{V}_{\mathrm{OH}}$ AND $\mathrm{V}_{\mathrm{OL}}$ TO $\mathrm{V}_{\mathrm{OH}}$
(B) $\mathrm{Hi}-\mathrm{Z} \mathrm{TO} \mathrm{V}_{\mathrm{OL}}$ AND $\mathrm{V}_{\mathrm{OH}}$ TO $\mathrm{V}_{\mathrm{OL}}$

1863L7L TC01

Load Circuits for Output Float Delay

(A) $\mathrm{V}_{\mathrm{OH}}$ TO Hi-Z

## timing diacrams


$\mathrm{t}_{2}$ (SDO Valid After SCK $\downarrow$ ) $\mathrm{t}_{3}$ (SDO Valid Hold Time After SCK $\downarrow$ )


1863L7L TDOTe

## APPLICATIONS InFORMATION

## Overview

The LTC1863L/LTC1867L are complete, low power, multiplexed ADCs. They consist of a 12-/16-bit, 175ksps capacitive successive approximation A/D converter, a precision internal reference, a configurable 8-channel analog input multiplexer (MUX) and a serial port for data transfer.
Conversions are started by a rising edge on the $\overline{\mathrm{CS}} / \mathrm{CONV}$ input. Once a conversion cycle has begun, it cannot be restarted. Between conversions, the ADCs receive an input word for channel selection and output the conversion result, and the analog input is acquired in preparation for the next conversion. In the acquire phase, a minimum time of $2.01 \mu \mathrm{~s}$ will provide enough time for the sample-and-hold capacitors to acquire the analog signal.
During the conversion, the internal differential 16-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). The input is sucessively compared with the binary weighted charges supplied by the differential capacitive DAC. Bit decisions are made by a low power, differential comparator that rejects common mode noise. At the end of a conversion, the DAC output balances the analog input. The SAR content (a 12-/16-bit data word) that represents the analog input is loaded into the 12-/16-bit output latches.Analog Input Multiplexer
The analog input multiplexer is controlled by a 7-bit input data word. The input data word is defined as follows:

| SD | OS | S1 | SO | COM | UNI | SLP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SD = SINGLE/DIFFERENTIAL BIT
OS = ODD/SIGN BIT
S1 = ADDRESS SELECT BIT 1
SO = ADDRESS SELECT BIT 0
COM = CH7/COM CONFIGURATION BIT
UNI = UNIPOLAR/ $\overline{B I P O L A R ~ B I T ~}$
SLP = SLEEP MODE BIT


Changing the MUX Assignment "On the Fly"


Tables 1 and 2 show the configurations when $\mathrm{COM}=0$, and COM = 1 .

Table 1. Channel Configuration (When COM $=0, \mathrm{CH} 7 / \mathrm{COM}$ Pin Is Used as CH7)

| SD | OS | S1 | SO | COM | Channel Configuration <br> " + " |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | CH0 | CH1 |
| 0 | 0 | 0 | 1 | 0 | CH2 | CH3 |
| 0 | 0 | 1 | 0 | 0 | CH4 | CH5 |
| 0 | 0 | 1 | 1 | 0 | CH6 | CH7 |
| 0 | 1 | 0 | 0 | 0 | CH1 | CH0 |
| 0 | 1 | 0 | 1 | 0 | CH3 | CH2 |
| 0 | 1 | 1 | 0 | 0 | CH5 | CH4 |
| 0 | 1 | 1 | 1 | 0 | CH7 | CH6 |
| 1 | 0 | 0 | 0 | 0 | CH0 | GND |
| 1 | 0 | 0 | 1 | 0 | CH2 | GND |
| 1 | 0 | 1 | 0 | 0 | CH4 | GND |
| 1 | 0 | 1 | 1 | 0 | CH6 | GND |
| 1 | 1 | 0 | 0 | 0 | CH1 | GND |
| 1 | 1 | 0 | 1 | 0 | CH3 | GND |
| 1 | 1 | 1 | 0 | 0 | CH5 | GND |
| 1 | 1 | 1 | 1 | 0 | CH7 | GND |
|  |  |  |  |  |  |  |

## APPLICATIONS INFORMATION

Table 2. Channel Configuration (When COM = 1, CH7/COM Pin Is Used as COMMON)

|  |  |  |  |  | CHANNEL CONFIGURATION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD | OS | $\mathbf{S 1}$ | SO | COM | " + " | " |
| 1 | 0 | 0 | 0 | 1 | $\mathrm{CH0}$ | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 0 | 0 | 1 | 1 | CH 2 | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 0 | 1 | 0 | 1 | CH 4 | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 0 | 1 | 1 | 1 | CH 6 | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 1 | 0 | 0 | 1 | CH 1 | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 1 | 0 | 1 | 1 | CH 3 | $\mathrm{CH} 7 / \mathrm{COM}$ |
| 1 | 1 | 1 | 0 | 1 | CH 5 | $\mathrm{CH} 7 / \mathrm{COM}$ |

## Driving the Analog Inputs

The analog inputs of the LTC1863L/LTC1867L are easy to drive. Each of the analog inputs can be used as a sin-gle-ended input relative to the GND pin (CH0-GND, CH1GND, etc) or in pairs (CH0 and $\mathrm{CH} 1, \mathrm{CH} 2$ and $\mathrm{CH} 3, \mathrm{CH} 4$ and CH 5 , CH 6 and CH 7 ) for differential inputs. In addition, CH7 can act as a COM pin for both single-ended and differential modes if the COM bit in the input word is high. Regardless of the MUX configuration, the " + " and "-" inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors during the acquire mode. In conversion mode, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1863L/LTC1867L inputs can be driven directly. More acquisition time should be allowed for a higher impedance source.

The following list is a summary of the op amps that are suitable for driving the LTC1863L/LTC1867L.
LT® ${ }^{\oplus 1468: ~ 90 M H z, ~ 22 V / \mu s ~ 16-b i t ~ a c c u r a t e ~ a m p l i f i e r ~}$

Figure 1a. Optional RC Input Filtering for Single-Ended Input

## LT1469: Dual LT1468

LT1490A/LT1491A: Dual/quad micropower amplifiers, $50 \mu \mathrm{~A} /$ amplifier max, $500 \mu \mathrm{~V}$ offset, common mode range extends 44 V above $\mathrm{V}^{-}$independent of $\mathrm{V}^{+}, 3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ supplies.

LT1568: Very low noise, active RC filter building block, cutoff frequency up to $10 \mathrm{MHz}, 2.7 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supplies.

LT1638/LT1639: Dual/quad 1.2MHz, 0.4V/ $\mu \mathrm{s}$ amplifiers, $230 \mu \mathrm{~A}$ per amplifier, $3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ supplies.

LT1881/LT1882: Dual and quad, 200pA bias current, rail-to-rail output op amps, up to $\pm 15 \mathrm{~V}$ supplies.

LTC1992-2: Gain of 2 fully differential input/output amplifier/driver, 2.5 mV offset, $\mathrm{C}_{\text {LOAD }}$ stable, 2.7 V to $\pm 5 \mathrm{~V}$ supplies.
LT1995: 30MHz, 1000V/us gain selectable amplifier, pin configurable as a difference amplifier, inverting and noninverting amplifier, $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies.

LTC6912: Dual programmable gain amplifiers with SPI serial interface, 2 mV offset, 2.7 V to $\pm 5 \mathrm{~V}$ supplies.
LTC6915: Zero drift, instrumentation amplifier with SPI programmable gain, 125dB CMRR, 0.1\% gain accuracy, $10 \mu \mathrm{~V}$ offset.

## Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1863L/LTC1867L noise and distortion. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For instance, Figure 1 shows a $50 \Omega$


Figure 1b. Optional RC Input Filtering for Differential Inputs

## APPLICATIONS InFORMATION

source resistor and a 2000pF capacitor to ground on the input will limit the input bandwidth to 1.6 MHz . The source impedance has to be kept low to avoid gain error and degradation in the AC performance. The capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

## DC Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example, in Figure 2 the distribution of output codes is shown for a DC input that had been digitized 4096 times. The distribution is Gaussian and the RMS code transition noise is about 1.6LSB.


186377L 1212
Figure 2. LTC1867L Histogram for 4096 Conversions

## Dynamic Performance

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT
algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

## Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the $A / D$ output. The output is band limited to frequencies from above DC and below half the sampling frequency. Figure 3a shows a typical SINAD of 81.4dB with a 175 kHz sampling rate and a 1 kHz input. Higher SINAD can be obtained with a 3 V supply. For example, when an external 3 V is applied to REFCOMP (tie $\mathrm{V}_{\text {REF }}$ to GND), a SINAD of 83.5dB can be achieved as shown in Figure 3b.


1863L7L G03
Figure 3a. LTC1867L Nonaveraged 4096 Point FFT Plot with 2.7V Supply


1863L7L F03b
Figure 3b. LTC1867L Nonaveraged 4096 Point FFT Plot with 3V Supply

## APPLICATIONS InFORMATION

Total Harmonic Distortion
Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

$$
T H D=20 \log \frac{\sqrt{V_{2}{ }^{2}+V_{3}{ }^{2}+V_{4}{ }^{2} \ldots+V_{N}{ }^{2}}}{V_{1}}
$$

where $\mathrm{V}_{1}$ is the RMS amplitude of the fundamental frequency and $\mathrm{V}_{2}$ through $\mathrm{V}_{\mathrm{N}}$ are the amplitudes of the second through Nth harmonics.

## Internal Reference

The LTC1863L and LTC1867L have an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 1.25 V . It is internally connected to a reference amplifier and is available at $\mathrm{V}_{\text {REF }}$ (Pin 10). A 3 k resistor is in series with the output so that it can be easily overdriven by an external reference if better drift and/or accuracy are required as shown in Figure 4b. The reference amplifier gains the $\mathrm{V}_{\text {REF }}$ voltage by 2 x to 2.5 V at REFCOMP (Pin 9). This reference amplifier compensation


Figure 4a. LTC1867L Reference Circuit


Figure 4b. Using the LT1790A-1.25 as an External Reference
pin, REFCOMP, must be bypassed with a $10 \mu \mathrm{~F}$ ceramic or tantalum in parallel with a $0.1 \mu \mathrm{~F}$ ceramic for best noise performance.

## Digital Interface

The LTC1863L and LTC1867L have a very simple digital interface that is enabled by the control input, $\overline{\mathrm{CS}} / \mathrm{CONV}$. A logic rising edge applied to the $\overline{\mathrm{CS}} / \mathrm{CONV}$ input will initiate a conversion. After the conversion, taking $\overline{\mathrm{CS}} / \mathrm{CONV}$ low will enable the serial port and the ADC will present digital data in two's complement format in bipolar mode or straight binary format in unipolar mode, through the SCK/SDO serial port.

## Internal Clock

The internal clock is factory trimmed to achieve a typical conversion time of $3.2 \mu \mathrm{~s}$ and a maximum conversion time, $3.7 \mu \mathrm{~s}$, over the full operating temperature range. The typical acquisition time is $1.68 \mu \mathrm{~s}$, and a throughput sampling rate of 175 ksps is tested and guaranteed.

## Automatic Nap Mode

The LTC1863L and LTC1867L go into automatic nap mode when $\overline{\mathrm{CS}} / \mathrm{CONV}$ is held high after the conversion is complete. With a typical operating current of $750 \mu \mathrm{~A}$ and automatic $170 \mu \mathrm{~A}$ nap mode between conversions, the power dissipation drops with reduced sample rate. The ADC only keeps the $V_{\text {REF }}$ and REFCOMP voltages active when the part is in the automatic nap mode. The slower the sample rate allows the power dissipation to be lower (see Figure 5).


Figure 5. Supply Current vs f $_{\text {SAMPLE }}$

## APPLICATIONS InFORMATION

If the $\overline{\mathrm{CS}} / \mathrm{CONV}$ returns low during a bit decision, it can create a small error. For best performance ensure that the $\overline{\mathrm{CS}} / \mathrm{CONV}$ returns low either within 100 ns after the conversion starts (i.e. before the first bit decision) or after the conversion ends. If $\overline{\mathrm{CS}} / \mathrm{CONV}$ is low when the conversion ends, the MSB bit will appear on SDO at the end of the conversion and the ADC will remain powered up.

## Sleep Mode

If the SLP = 1 is selected in the input word, the ADC will enter SLEEP mode and draw only leakage current (provided that all the digital inputs stay at GND or $V_{D D}$ ). After release from the SLEEP mode, the ADC needs 80 ms to wake up (charge the $2.2 \mu \mathrm{~F} / 10 \mu \mathrm{~F}$ bypass capacitors on $V_{\text {REF }} /$ REFCOMP pins).

## Board Layout and Bypassing

To obtain the best performance, a printed circuit board with a ground plane is required. Layout for the printed circuit board should ensure digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital signal alongside an analog signal.

All analog inputs should be screened by GND. VREF, REFCOMP and $V_{D D}$ should be bypassed to this ground plane as close to the pin as possible; the low impedance of the common return for these bypass capacitors is essential to the low noise operation of the ADC. The width for these tracks should be as wide as possible.

## Timing and Control

Conversion start is controlled by the $\overline{\mathrm{CS}} / \mathrm{CONV}$ digital input. The rising edge transition of the $\overline{\mathrm{CS}} / \mathrm{CONV}$ will start a conversion. Once initiated, it cannot be restarted until the conversion is complete. Figures 6 and 7 show the timing diagrams for two types of $\overline{\mathrm{CS}} / \mathrm{CONV}$ pulses.
Example 1 (Figure 6) shows the LTC1863L/LTC1867L operating in automatic nap mode with $\overline{C S} / C O N V ~ s i g n a l ~$ staying HIGH after the conversion. Automatic nap mode provides power reduction at reduced sample rate.
The ADCs can also operate with the $\overline{\mathrm{CS}} / \mathrm{CONV}$ signal returning LOW before the conversion ends. In this mode (Example 2, Figure 7), the ADCs remain powered up. The digital output, SDO, will go HIGH immediately after the conversion is complete if the analog inputs are above half scale in unipolar mode or below half scale in bipolar mode. This is a way to measure the conversion time of the $A / D$ converter.

For best performance, it is recommended to keep SCK, SDI, and SDO at a constant logic high or low during acquisition and conversion, even though these signals may be ignored by the serial interface (DON'T CARE). Communication with other devices on the bus should not coincide with the conversion period ( $\mathrm{t}_{\mathrm{conv}}$ ).

Figure 8 and Figure 9 are the transfer characteristics for the bipolar and unipolar mode.


Figure 6. Example 1, $\overline{\mathbf{C S}} / \mathrm{CONV}$ Starts a Conversion and Remains HIGH Until Next Data Transfer. With $\overline{\mathrm{CS}} / \mathrm{CONV}$ Remaining HIGH After the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate

APPLICATIONS INFORMATION


Figure 7. Example 2, $\overline{\mathrm{CS}} / \mathrm{CONV}$ Starts a Conversion With Short Active HIGH Pulse. With CS/CONV Returning LOW Before the Conversion, the ADC Remains Powered Up


Figure 8. LTC1863L/LTC1867L Bipolar Transter Characteristics (Two's Complement)


Figure 9. LTC1863L/LTC1867L Unipolar Transfer Characteristics (Straight Binary)

## LTC1863L/LTC1867L

PACKAGE DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641 Rev B)



NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| B | $6 / 14$ | Fixed the Order Information. | 2 |
| C | $5 / 15$ | Adjusted Notes 3 and 4 to specify input currents up to 100 mA. | 4,5 |
| E | $2 / 18$ | Added text to $V_{D D}$ pin functions. | 7 |
| F | $12 / 20$ | Added Automotive qualified products. | 2 |

## LTC1863L/LTC1867L

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1417 | 14-Bit, 400ksps Serial ADC | 20mW, Unipolar or Bipolar, Internal Reference, SSOP-16 Package |
| LT1468/LT1469 | Single/Dual 90MHz, 22V/ $/$ s, 16-Bit Accurate Op Amps | Low Input Offset: $75 \mu \mathrm{~V} / 125 \mu \mathrm{~V}$ |
| LTC1609 | 16-Bit, 200ksps Serial ADC | 65mW, Configurable Bipolar and Unipolar Input Ranges, 5V Supply |
| LT1790A | Micropower Precision Series Reference | Bandgap, $60 \mu \mathrm{~A}$ Max Supply Current, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, SOT-23 Package |
| LTC1850/LTC1851 | 10-Bit/12-Bit, 8-Channel, 1.25Msps ADC | Parallel Output, Programmable MUX and Sequencer, 5V Supply |
| LTC1852/LTC1853 | 10-Bit/12-Bit, 8-Channel, 400ksps ADC | Parallel Output, Programmable MUX and Sequencer, 3V or 5V Supply |
| LTC1860/LTC1861 | 12-Bit, 1-/2-Channel 250ksps ADC in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at $1 \mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |
| LTC1860L/LTC1861L | 3V, 12-Bit, 1-/2-Channel 150ksps ADC | $450 \mu \mathrm{~A}$ at 150ksps, $10 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{S} 0-8$ and MSOP Packages |
| LTC1863/LTC1867 | 12-/16-Bit, 8-Channel 200ksps ADC | 5V Supply, Pin Compatible with LTC1863L/LTC1867L |
| LTC1864/LTC1865 | 16-Bit, 1-/2-Channel 250ksps ADC in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |
| LTC1864L/LTC1865L | 3V, 16-Bit, 1-/2-Channel 150ksps ADC in MSOP | $450 \mu \mathrm{~A}$ at $150 \mathrm{ksps}, 10 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{S} 0-8$ and MSOP Packages |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MCP33141-05T-E/MS MCP33141D-10T-E/MS MCP33151-10T-E/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN LTC1605IG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW MCP3422A0-E/MS MCP3426A2-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3423-E/UN MCP3422A0-E/MC AD9220AR MAX11123ATI+ MAX11212AEUB+ MAX11207EEE+ MAX11135ATI+ TLV1570CDW

TLC3574IDWR TLC0838CDWR AD7714ARZ-5REEL AD7914BRUZ-REEL7 AD977ABRZ

