LTC1955

## Dual Smart Card Interface with Serial Control

## FGATURES

- Compatible with ISO7816-3 and EMV Electrical Specifications
- Power Management and Control for Two Smart Cards
- Control/Status Serial Port May Be Daisychained for Multicard Applications
- Automatic Shutdown on Electrical Faults
- Buck/Boost Charge Pump Generates 5V, 3V or 1.8V Outputs (Smart Card Classes A, B and C)
- Independent 5V/3V/1.8V Level Control for Both Cards
- Automatic Level Translation
- Supervisory Functions Prevent Smart Card Faults
- Low Operating Current: 250 ${ }^{\text {- }}$ A Typical
- Ultralow Shutdown Current
- >10kV ESD on Smart Card Pins
- Small 32-Lead $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package


## APPLICATIONS

- Handheld Payment Terminals
- Pay Telephones
- ATM Machines
- POS Terminals
- Computer Keyboards
- Multiple S.A.M. Sockets


## DESCRIPTIOn

The LTC®1955 provides all necessary supervisory and power control functions for two smart cards, two S.A.M. cards or a combination of S.A.M. and smart cards. It provides a charge pump for battery-powered applications as well as all necessary level shifting circuitry.
The card voltages can be independently set to $1.8 \mathrm{~V}, 3 \mathrm{~V}$ or 5 V . Both card interfaces include a card detection channel with automatic debounce circuitry. To reduce wiring costs, the LTC1955 interfaces to a microcontroller via a simple 4 -wire serial interface. Multiple devices may be connected in daisychain fashion so that the number of wires to the card socket board is independent of the number of sockets. Status data is returned over the same interface.

Extensive security features ensure proper deactivation sequencing in the event of a supply fault or a smart card electrical fault. The smart card pins can withstand greater than 10kV ESD in-situ with no additional components.
The LTC1955 is available in a low profile ( 0.75 mm ) 5 mm $\times 5 \mathrm{~mm}$ QFN package.
$\boldsymbol{\Omega}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6356140, 6411531.

## TYPICAL APPLICATION

Deactivation Sequence



## ABSOLUTE MAXIMUM RATIOGS

(Note 1)
$V_{\text {BATt, }}$ DV $_{\text {CC }}, ~ C P O, \overline{\text { FAULT, }}$
UNDERV to GND $\qquad$ -0.3 V to 6.0 V
PRES A/PRES B, DATA, RIN, SYNC, ASYNC,
$\overline{\mathrm{LD}}, \mathrm{D}_{\mathrm{IN}}$, SCLK to GND
-0.3 V to $\left(\mathrm{DV}_{C C}+0.3 \mathrm{~V}\right)$
I/O A $\qquad$ -0.3 V to ( $\mathrm{V}_{\text {CCA }}+0.3 \mathrm{~V}$ )
I/O B $\qquad$ -0.3 V to $\left(\mathrm{V}_{\text {CCB }}+0.3 \mathrm{~V}\right)$
$l_{V C C A} / V_{\text {CCB }}$. $\qquad$ .80 mA
$V_{C C A} V_{\text {CCB }}$ Short-Circuit Duration..................... Indefinite Operating Temperature Range (Note 4).... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature .......................................... $125^{\circ} \mathrm{C}$ Storage Temperature Range................... $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC1955EUH\#PBF | LTC1955EUH\#TRPBF | 1955 | $32-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1955IUH\#PBF | LTC1955IUH\#TRPBF | 1955 | $32-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC1955EUH | LTC1955EUH\#TR | 1955 | $32-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1955IUH | LTC1955IUH\#TR | 1955 | $32-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS
The - denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {PVBATT }}=V_{\text {SVBATT }}=3.3 \mathrm{~V}, \mathrm{DV}$ CC $=3.3 \mathrm{~V}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {PVBATT }}=V_{\text {SVBATT }}=3.3 \mathrm{~V}, \mathrm{DV}$ CC $=3.3 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDVCC Operating Current |  | $\bullet$ |  | 10 | 25 | $\mu \mathrm{A}$ |
| IDVCC Shutdown Current |  | $\bullet$ |  | 0.5 | 1.5 | $\mu \mathrm{A}$ |
| Charge Pump |  |  |  |  |  |  |
| ROLCP 5V Mode Open-Loop Output Resistance | $\mathrm{V}_{\text {BATT }}=3.075 \mathrm{~V}, \mathrm{I}_{\text {CPO }}=I_{\text {CCA }}+I_{\text {CCB }}=120 \mathrm{~mA}$ (Note 3) | $\bullet$ |  | 5.7 | 8.5 | $\Omega$ |
| CPO Turn-On Time | $I_{\text {CCA/B }}=0 \mathrm{~mA}, 10 \%$ to $90 \%$ | $\bullet$ |  | 0.6 | 1.5 | ms |
| Smart Card Supplies $\mathrm{V}_{\text {CCA }}$, $\mathrm{V}_{\text {CCB }}$ |  |  |  |  |  |  |
| VCCA/B Output Voltage | 5 V Mode, $0<$ I CCA/B $<60 \mathrm{~mA}$ 3 V Mode, $0<\mathrm{I}_{\text {CCA }}$ < 50 mA 1.8 V Mode, $0<\mathrm{I}_{\text {CCA }}<30 \mathrm{~mA}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 4.65 \\ & 2.75 \\ & 1.65 \end{aligned}$ | $\begin{gathered} 5 \\ 3 \\ 1.8 \end{gathered}$ | $\begin{aligned} & 5.35 \\ & 3.25 \\ & 1.95 \end{aligned}$ | V V V |
| $V_{\text {CCAB }}$ Turn-On Time | ICCA/B $=0 \mathrm{~mA}, 10 \%$ to $90 \%$ | $\bullet$ |  | 0.8 | 1.5 | ms |
| Undervoltage Detection | Relative to Nominal Output | $\bullet$ | -9 | -5 | -2.5 | \% |
| Overcurrent Detection | 5 V Mode | $\bullet$ | 65 | 100 | 135 | mA |
| Smart Card Detection |  |  |  |  |  |  |
| Debounce Time ( マ PRES A/B to $\simeq$ D15/D7) | $\mathrm{V}_{\text {NC/ } / \overline{\mathrm{NO}}}=0 \mathrm{~V}$ | $\bullet$ | 20 | 35 | 60 | ms |
| PRES A, PRES B Pull-Up Current | $V_{\text {PRESA/B }}=0$ | $\bullet$ |  | 1.25 | 2.5 | $\mu \mathrm{A}$ |
| Deactivation Time ( $\boldsymbol{\Sigma}$ RST to $\mathrm{V}_{\text {CC }}=0.4 \mathrm{~V}$ ) | $\mathrm{I}_{\text {CCA } / B}=0 \mathrm{~mA}, \mathrm{C}_{V C C A / B}=1 \mu \mathrm{~F}$ | $\bullet$ |  | 20 | 250 | $\mu \mathrm{S}$ |
| CLK A, CLK B |  |  |  |  |  |  |
| Low Level Output Voltage (VoL), (Note 2) | Sink Current $=-200 \mu \mathrm{~A}$ | $\bullet$ |  |  | 0.2 | V |
| High Level Output Voltage ( $\mathrm{V}_{\text {OH }}$ ), (Note 2) | Source Current $=200 \mu \mathrm{~A}$ | $\bullet$ | $V_{\text {CCA } / \text { B }}-0.2$ |  |  | V |
| Rise/Fall Time (Note 2) | Loaded with 50pF, 10\% to 90\% | $\bullet$ |  |  | 16 | ns |
| CLK A, CLK B Frequency (Note 2) |  | $\bullet$ | 10 |  |  | MHz |

RST A, RST B, C4A, C8A

| Low Level Output Voltage $\left(\mathrm{V}_{\text {OL }}\right)$, (Note 2) | Sink Current $=-200 \mu \mathrm{~A}$ | $\bullet$ |  | 0.2 |
| :--- | :--- | :--- | :--- | :---: |
| High Level Output Voltage $\left(\mathrm{V}_{\text {OH }}\right)$, (Note 2) | Source Current $=200 \mu \mathrm{~A}$ | $\bullet$ | $\mathrm{~V}_{\text {CCA/B }}-0.2$ | V |
| Rise/Fall Time (Note 2) | Loaded with $50 \mathrm{pF}, 10 \%$ to $90 \%$ | $\bullet$ |  | V |

I/O A, I/O B

| Low Level Output Voltage $\left(V_{\text {OL }}\right)$, (Note 2) | Sink Current $=-1 \mathrm{~mA}\left(\mathrm{~V}_{\text {DATA }}=0 \mathrm{~V}\right)$ | $\bullet$ | 0.3 | V |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| High Level Output Voltage $\left(\mathrm{V}_{\text {OH }}\right)$, (Note 2) | Source Current $=20 \mu \mathrm{~A}\left(\mathrm{~V}_{\text {DATA }}=\mathrm{V}_{\text {DVCC }}\right)$ | $\bullet$ | $0.85 \bullet \mathrm{~V}_{\text {CCA/B }}$ |  | V |
| Rise/Fall Time (Note 2) | Loaded with $50 \mathrm{pF}, 10 \%$ to $90 \%$ | $\bullet$ | 500 | ns |  |
| Short-Circuit Current (Note 2) | $V_{\text {DATA }}=0 \mathrm{~V}$ | $\bullet$ | 5 | 10 | mA |

## DATA

| Low Level Output Voltage ( $\mathrm{VOL}^{\text {) }}$ ) | Sink Current $=-500 \mu \mathrm{~A}\left(\mathrm{~V}_{\text {IOAAB }}=0 \mathrm{~V}\right)$ | - | 0.3 | V |
| :---: | :---: | :---: | :---: | :---: |
| High Level Output Voltage (VOH) | Source Current = 20んA $\left(\mathrm{V}_{\text {IOAAB }}=\mathrm{V}_{\text {CCAB }}\right)$ | $\bullet$ | $0.8 \cdot \mathrm{DV}_{\mathrm{cc}}$ | V |
| Rise/Fall Time | Loaded with 50pF, 10\% to 90\% | $\bullet$ | 500 | ns |

$\overline{R_{I N},} \mathrm{D}_{\mathrm{IN}}$, SCLK, $\overline{\mathrm{LD}}, \mathrm{SYNC}, ~ A S Y N C, ~ N C / \overline{N O}$

| Low Input Threshold (VIL) |  | $\bullet$ | $0.15 \bullet \mathrm{DV}_{\text {CC }}$ | V |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| High Input Threshold $\left(\mathrm{V}_{\mathrm{IH}}\right)$ | $\bullet$ | $0.85 \bullet \mathrm{DV}_{\text {CC }}$ |  | V |  |
| Input Current $\left(\mathrm{I}_{\mathrm{IH}} / \mathrm{I}_{\mathrm{IL}}\right)$ |  | $\bullet$ | -1 | 1 | $\mu \mathrm{~A}$ |

## LTC1955

ELECTRICAL CHARACTERISTICS The e denotes the specifications which apply ver the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {PVBATT }}=\mathrm{V}_{\text {SVBATT }}=3.3 \mathrm{~V}, \mathrm{D} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\text {OUT }}$ |  |  |  |  |  |  |
| Low Level Output Voltage (VOL) | Sink Current $=-200 \mu \mathrm{~A}$ | $\bullet$ |  |  | 0.3 | V |
| High Level Output Voltage ( $\mathrm{V}_{\mathrm{OH}}$ ) | Source Current $=200 \mu \mathrm{~A}$ | $\bullet$ | $\mathrm{DV}_{\text {CC }}-0.3$ |  |  | V |
| UNDERV |  |  |  |  |  |  |
| Threshold |  | $\bullet$ | 1.17 | 1.23 | 1.29 | V |
| Leakage Current | VUNDERV $=3.3 \mathrm{~V}$ | $\bullet$ |  |  | 50 | nA |
| $\overline{\text { FAULT }}$ |  |  |  |  |  |  |
| Low Level Output Voltage (V0L) | Sink Current $=-200 \mu \mathrm{~A}$ | $\bullet$ |  | 0.005 | 0.3 | V |
| Leakage Current | $V_{\text {FAULT }}=5.5 \mathrm{~V}$ | $\bullet$ |  |  | 1 | $\mu \mathrm{A}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | UNITS


| $t_{\text {DS }}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCLK Setup |  | $\bullet$ | 8 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DH }}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCLK Hold |  | $\bullet$ | 8 |  | ns |
| $t_{\text {DD }}$ | Dout Output Delay | $C_{\text {LOAD }}=15 \mathrm{pF}$ | $\bullet$ | 15 | 60 | ns |
| $t_{L}$ | SCLK Low Time |  | $\bullet$ | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SCLK High Time |  | $\bullet$ | 50 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | SCLK to $\overline{\text { LD }}$ |  | $\bullet$ | 50 |  | ns |
| tLC | $\overline{\mathrm{LD}}$ to SCLK |  | $\bullet$ | 0 |  | ns |
| tLFC | $\overline{\text { LD Falling to SCLK }}$ |  | $\bullet$ | 50 |  | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: This specification applies to all three smart card voltage classes: $1.8 \mathrm{~V}, 3 \mathrm{~V}$ and 5 V .
Note 3: $R_{\text {OLCP }} \cong\left(2 V_{\text {BATT }}-V_{\text {CPO }}\right) / I_{\text {CPO }} ; V_{\text {CPO }}$ will depend upon total load ( $I_{C C A}+I_{C C B}$ ) and minimum supply voltage $V_{\text {BATT. }}$. See Figure 5.

Note 4: The LTC1955E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating ambient temperature range are assured by design, characterization and correlation with statistical process controls. The LTC1955I is guaranteed to meet performance specifications over the full $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range.

## TYPICAL PERFORMANCE CHARACTERISTICS



1955 G01


1955 G04


1955 G02

Card Detection Debounce Time
vs $V_{\text {BATT }}$ Supply Voltage




Bidirectional Channel (I/O A, I/O B) Low Output Level vs Temperature
$V_{\text {BATT }}$ Quiescent Current

$$
\left[I_{\text {BATT }}-2\left(I_{C C A}+I_{C C B}\right)\right]
$$

vs Load Current


## $V_{\text {BATT }}$ Shutdown Current vs Supply Voltage



## DV ${ }_{\text {CC }}$ Shutdown Current vs Supply Voltage



## TYPICAL PERFORMANCE CHARACTERISTICS





## PIn fUnCTIOnS

$S V_{\text {BAT: }}$ Power. Supply voltage for analog sections of the LTC1955.
$\mathrm{PV}_{\text {BAT: }}$ : Power. Supply voltage for the charge pump.
DV ${ }_{\text {cc: }}$ Power. Reference voltage for the control logic.
SGND: Ground. Signal ground for analog sections of the LTC1955. The Exposed Pad must be soldered to PCB ground.
PGND: Ground. Power ground for the charge pump. This pin should be connected directly to a low impedance ground plane.

CPO: Charge Pump. CPO is the output of the charge pump. When one or both of the smart cards requires power, the charge pump will charge CPO to either 3.7 V or 5.35 V depending on what smart card voltages are required. A low impedance $4.7 \mu \mathrm{~F}$ XR or X7R ceramic capacitor is required on CPO.
$\mathbf{C}^{+}$, C-$^{-}$: Charge Pump. Charge pump flying capacitor pins. A 1 $\mu \mathrm{F}$ X5R or X7R ceramic capacitor should be connected from $\mathrm{C}^{+}$to $\mathrm{C}^{-}$.

DATA: Input/Output. Microcontroller side data I/O pin. The DATA pin provides the bidirectional communication path to both smart cards. One, both or neither of the cards may be selected to communicate via the DATA pin. If several LTC1955s are connected in parallel, the DATA pin can be made high impedance by selecting neither card. The C4A
and C8A synchronous card pins can be selected to connect to the DATA pin via the serial port (see Table 4).
$\mathrm{R}_{\mathrm{IN}}$ : Input. The $\mathrm{R}_{\text {IN }}$ pin supplies the RST signal to both smart cards. It is level shifted and transmitted directly to the RST pin of a selected card socket. When a card is deselected, the RST A/RST B pin for that channel is latched at its current state.

SYNC: Input. The SYNC pin provides the clock input for synchronous smart cards. When a synchronous card is selected, its CLK pin follows SYNC directly. When a synchronous card is deselected, the CLK A/CLK B pin for that channel is latched at its current state.

ASYNC: Input. The ASYNC pin provides the clock input for asynchronous cards and should be connected to a free running clock. The clock signal to the smart card can be $\mathrm{a} \div 1, \div 2, \div 4$ or $\div 8$ version of the signal on ASYNC. Asynchronous cards can also be placed in clock stop mode with the clock stopped either high or low.
$D_{\text {IN: }}$ Input. Input for the serial port. Command data is shifted into $D_{\text {IN }}$ synchronously with SCLK. $\mathrm{D}_{\text {IN }}$ can be connected directly to a microcontroller or the $\mathrm{D}_{\text {Out }}$ pin of another LTC1955 for daisychained operation.
$D_{\text {Out: }}$ Output. Output for the serial port. Smart card status data is shifted out of $\mathrm{D}_{\text {Out }}$ synchronously with SCLK. Dout can be connected directly to a microcontroller or the $\mathrm{D}_{\mathrm{iN}}$ pin of another LTC1955 for daisychained operation.

## PIn fUnCTIOnS

SCLK: Input. The SCLK pin clocks the serial port. Each new data bit is received on the rising edge of SCLK. SCLK should be left high during idle times and should not be clocked when LD is low.
$\overline{\mathbf{L D}}$ : Input. The falling edge of this pin loads the current state of the shift register into the command register. Command changes to both smart card channels will be updated on the falling edge of $\overline{\mathrm{LD}}$. The rising edge of $\overline{\mathrm{LD}}$ latches status information from the smart card channels into the shift register for the next read/write cycle.
$\mathrm{NC} / \overline{\mathrm{NO}}$ : Input. This pin controls the activation level of the PRES A/PRES B pins. When it is high ( $D V_{C C}$ ), the PRES pins are active high. When it is low (GND), the PRES pins are active low. When a ground side N.O. switch is used, the NC//NO pin should be grounded. When a ground side N.C. switch is used, the NC/ $\overline{\mathrm{NO}}$ pin should be connected to $\mathrm{DV}_{\mathrm{CC}}$.
Note: If an N.C. switch is used, a small current (several microamperes) will flow through the switch whenever a smart card is not present. For ultralow power consumption in shutdown, an N.O. switch is optimum.

PRES A/PRES B: Card Socket. The PRES A/PRES B pins are used to detect the presence of the smart cards. They can be connected to either normally open or normally closed detection switches on the smart card acceptor's sockets. The NC/NO pin should be set appropriately. These pins have a pull-up current source on-chip so no external components are required.
C4A/C8A: Card Socket. These pins connect to the C4 and C8 pins of synchronous memory cards on smart card socket A . The signal for these pins is unidirectional and can only be sent to the card. Data for C4A and C8A is transmitted via the DATA pin and may be selected in place of I/OA via the serial port (see Table 4). When either C4A or C8A is selected, it will follow the DATA pin. When it is deselected, it will remain latched at its current state.

I/O A/I/O B: Card Socket. The I/O A/I/O B pins connect to the I/O pins of the respective smart card sockets. When a smart card is selected, its I/O pin connects to the DATA pin. When a smart card is deselected, its I/O A/I/O B pin returns to the idle state $(\mathrm{H})$.
RST A/RST B: Card Socket. These pins should be connected to the RST pins of the respective smart card sockets. The RST A/RST B signals are derived from the RiN pin. When a card is selected, its RST pin follows $\mathrm{R}_{\text {IN }}$. When a card is deselected, the RST A/RST B pin for that channel holds the current value on $R_{I N}$.

CLK A/CLK B: Card Socket. The CLK A/CLK B pins should be connected to the CLK pins of the respective smart card sockets. The CLK A/CLK B signals can be derived from either the SYNC input or the ASYNC input depending on which type of card is being accessed. The card type is selected via the serial port (see Tables 1 and 3).
$V_{\text {CCA }}, V_{\text {CCB }}$ : Card Socket. The $V_{C C A} / V_{\text {CCB }}$ pins should be connected to the $V_{\text {CC }}$ pins of the respective smart card sockets. The activation of a $V_{C C A} / V_{C C B}$ pin is controlled by the serial port (see Tables 1 and 2 ) and can be set to OV , $1.8 \mathrm{~V}, 3 \mathrm{~V}$ or 5 V . The voltage levels of the two card sockets are controlled independently for maximum flexibility.
FAULT: Output. The FAULT pin can be used as an interrupt to a microcontroller to indicate when a fault has occurred. It is an open-drain output, which is logically equivalent to $\overline{\mathrm{D} 4}$ + D5 + D12 + D13. (See Table 1)
UNDERV: Input. The UNDERV pin provides security by supplying a precision undervoltage threshold for external supply monitoring. An external resistive voltage divider programs the desired undervoltage threshold. Once UNDERV falls below 1.23V, the LTC1955 automatically begins the deactivation sequence on any channel that is active.

If external supply monitoring is not required, the UNDERV pin should be connected to either SV $_{\text {BAT }}$ or $D V_{\text {CC }}$.

## LTC1955

## BLOCK DIAGRAM



## OPERATION

## Serial Port

The microcontroller compatible serial port provides all of the command and control inputs for the LTC1955, as well as the status of the two smart cards. Data on the $\mathrm{D}_{\text {IN }}$ input is loaded on the rising edge of SCLK. D15 is loaded first and DO last. At the same time, the command bits are being shifted into the $D_{\text {IN }}$ input, the status bits are being shifted out of the $\mathrm{D}_{\text {OUT }}$ output. The status bits are presented to $D_{\text {OUT }}$ on the rising edge of SCLK. Once all bits have been clocked into the shift register, the command data is loaded into the command latch by bringing $\overline{\mathrm{LD}}$ low. At this time, the command latch is updated and the LTC1955 will begin to act on the new command set. The status data is latched into the shift register on the rising edge of $\overline{\mathrm{LD}}$. SCLK should be low when $\overline{\mathrm{LD}}$ is brought low and should be high when $\overline{\mathrm{D}}$ is brought high. This requires a 9th clock cycle per transaction. Figure 1 shows the recommended operation of the serial port.
Multiple LTC1955s may be daisychained together by connecting the Dout pin por $^{\text {pin }}$ of LTC1955 to the $\mathrm{D}_{\text {IN }}$ pin of another. Figure 6 shows an example of multiple LTC1955s daisychained together.
The maximum clock rate for the serial port is 10 MHz .
The serial port controls the following parameters of each smart card socket:

- Selection/deselection of a smart card
- $V_{C C}$ voltage level of each card ( $5 \mathrm{~V} / 3 \mathrm{~V} / 1.8 \mathrm{~V} / \mathrm{OV}$ )
- Clock mode of each card (synchronous or asynchronous)
- Operating mode of asynchronous cards (clock stop high, low, $\div 1, \div 2, \div 4$ or $\div 8$ )
- Selection of the I/O, C4 or C8 pins for card socket A

The serial port provides the following status data:

- It indicates the presence or absence of the smart cards.
- It indicates the readiness of the smart card $\mathrm{V}_{\mathrm{CC}}$ supplies. Communication with a smart card is disabled until its power supply voltage has reached the final value.
- It indicates fault status. In the event of an electrical or ATR fault, the fault is reported. For electrical faults, the LTC1955 will automatically deactivate the smart card.

Table 1 illustrates the command inputs and status outputs associated with each bit of the serial data word.
Three voltage options are available from the LTC1955: 5 V , 3 V and 1.8 V . Bits D0, D1 (card B) and D8, D9 (card A) determine which voltage is selected. Setting both control bits of a channel to 0 deactivates that channel and sets the smart card supply voltage to OV . If both channels are deactivated, the LTC1955 is in shutdown. Table 2 shows the operation of the supply control bits.

The CLK A/CLK B pins to the smart cards can be programmed forvarious modes. Both synchronous and asynchronous cards are supported. There are several options available with asynchronous cards. Table 3 shows how all clock options are obtained using bits D5-D7 (card B) and D13-D15 (card A). The default state of the LTC1955 on power up is synchronous mode.


Figure 1. Serial Port Timing Diagram

## operation

Table 1. Serial Port Comand

|  | STATUS OUTPUT | BIT | COMMAND INPUT |
| :---: | :---: | :---: | :---: |
| CARD B | 0 | D0 | VCCB Options (See Table 2) |
|  | 0 | D1 |  |
|  | 0 | D2 | Card B Select/Deselect |
|  | 0 | D3 | Data Pull-Up Defeat |
|  | Card B Electrical Fault | D4 | Reserved (Always Set to "0") |
|  | Card B ATR Fault | D5 | Card B Clock Options (See Table 3) |
|  | Card B V CC Ready | D6 |  |
|  | Card B Present | D7 |  |
| CARD A | 0 | D8 | $V_{\text {CCA }}$ Options <br> (See Table 2) |
|  | 0 | D9 |  |
|  | 0 | D10 | Card A Select/Deselect |
|  | 0 | D11 | Card A Communications Options (See Table 4) |
|  | Card A Electrical Fault | D12 |  |
|  | Card A ATR Fault | D13 | Card A Clock Options (See Table 3) |
|  | Card A V CC Ready | D14 |  |
|  | Card A Present | D15 |  |

Table 2. V ${ }_{\text {CC }}$ and Shutdown Options

| D9 | D8 | STATUS (CARD A) |
| :---: | :---: | :--- |
| D1 | D0 | STATUS (CARD B) |
| 0 | 0 | $V_{C C}=0 \mathrm{~V}($ Shutdown $)$ |
| 0 | 1 | $V_{C C}=1.8 \mathrm{~V}$ |
| 1 | 0 | $V_{C C}=3 \mathrm{~V}$ |
| 1 | 1 | $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

Table 3. Clock Options

| D7 | D6 | D5 | CLOCK MODE (CARD B) |
| :---: | :---: | :---: | :--- |
| D15 | D14 | D13 | CLOCK MODE (CARD A) |
| 0 | 0 | 0 | Synchronous Mode |
| 0 | 0 | 1 | Unused |
| 0 | 1 | 0 | Asynchronous Stop Low |
| 0 | 1 | 1 | Asynchronous Stop High |
| 1 | 0 | 0 | Asynchronous $\div 1$ |
| 1 | 0 | 1 | Asynchronous $\div 2$ |
| 1 | 1 | 0 | Asynchronous $\div 4$ |
| 1 | 1 | 1 | Asynchronous $\div 8$ |

To receive status data from the serial port, a read/write operation must be performed. When polling for the presence of a smart card on both channels, the input word should be set to $\$ 0000$ since this is the shutdown command for the LTC1955. However, consider the example where some operation is already being performed on channel A . If, for example, the previous command was \$BEOO (VCCA set to 3 V , card selected, I/O A connected to DATA and CLK A set to ASYNC $\div 2$ ), then the commands for this channel must be rewritten to the serial port each time. To poll for the presence of a card on channel $B$, or even the $V_{C C A}$ ready status, then \$BEOO should be rewritten on each new read/ write cycle. Once a card is detected on channel $B$, the commands for channel B can be changed but the \$BExx should continue to be rewritten for channel $A$.

## Bidirectional Channels

The bidirectional channels are level shifted to the appropriate $V_{C C A / B}$ voltages at the I/O A/I/O B pins.
An NMOS pass transistor performs the level shifting. The gate of the NMOS transistor is biased such that the transistor is completely off when both sides have relinquished the channel. If one side of the channel asserts an L, then the transistor will convey the $L$ to the other side. Note that current passes from the receiving side of the channel to the transmitting side. The low output voltage of the receiving side will be dependent upon the voltage at the transmitting side plus the $I \cdot R$ drop of the pass transistor.
When a card socket is selected, it becomes a candidate to drive data on the DATA pin, and likewise, receive data from the DATA pin. When a card socket is deselected, the voltage on its $I / O A / I / O B$ pin will return to the idle state $(\mathrm{H})$, and the DATA side of that channel will become high impedance. If both cards are deselected, the DATA pin will be high impedance.
Both cards may be deselected at the same time to allow communication with a second LTC1955.

Card channel A includes provision for unidirectional communication with the C4 and C8 pins of the smart card. The C4, C8 and I/O pins of card A are individually multiplexed to the DATA pin using bits D11 and D12, as shown in Table 4.

## OPERATION

Table 4. Card A Communications Options

| D12 | D11 | CARD A COMMUNICATION MODE |
| :---: | :---: | :--- |
| 0 | 0 | Nothing Selected |
| 0 | 1 | C4A Connected to DATA Pin |
| 1 | 0 | C8A Connected to DATA Pin |
| 1 | 1 | I/0 A Connected to DATA Pin |

Note that if a reset is initiated with both cards selected, then both may give an answer to reset and collide on the DATA line. No damage will occur but data could be lost or corrupted.

## Dynamic Pull-Up Current Sources

The current sources on the bidirectional pins (DATA, I/O A/I/OB) are dynamically activated to achieve a fast rise time with a relatively small static current.* Once a bidirectional pin is relinquished, a small start-up current begins to charge the node. An edge rate detector determines if the pin is released by comparing its slew rate with an internal reference value. If a valid transition is detected, a large pull-up current enhances the edge rate on the node. The higher slew rate corroborates the decision to charge the node thereby affecting a dynamic form of hysteresis.


Figure 2. Dynamic Pull-Up Current Sources

## Clock Channels

As described in the section Serial Port, the LTC1955 supports both synchronous and asynchronous smart cards. On start-up, or when bits D13-D15 for card A and bits D5-D7 for card B are set to 0s, the clock channel is in synchronous mode. The remaining modes are used for asynchronous cards.
In synchronous mode, the CLK A/CLK B pins follow the SYNC pin for a channel that is selected. If a channel is deselected (via the serial port), the CLK A/CLK B line for that channel is latched at its current value.

In asynchronous mode, the CLK A/CLK B pins follow either the ASYNC pin ( $\div 1$ mode) or a divided version of this pin. The CLK A/CLK B pins can also be stopped high or low. The available divider ratios include $\div 2, \div 4$ and $\div 8$. When switching between divider ratios, the internal selection circuitry ensures that no spikes or glitches appear on the CLK A/CLK B pins. Consequently, it may take up to 8 clock pulses for the clock frequency change command to take affect. Synchronization circuitry ensures that no glitches occur when entering or exiting one of the stop modes. For example, when entering stop low mode, the selection circuitry waits for the next falling edge of the respective CLK A/CLK B signal to make the change. Likewise, if stop high is selected, it will occur on the next rising edge.
Deselection of an asynchronous card does not affect its CLK A/CLK B pin. Its clock can be started, stopped or its divider ratio changed at any time.

To clean up the duty cycle of the incoming clock in asynchronous applications, any of the clock divider modes $\div 2$, $\div 4$ or $\div 8$ will yield a very nearly $50 \%$ duty cycle.

Additional synchronization circuitry prevents glitches from occurring when switching between synchronous mode and asynchronous mode. Because of this circuitry, two edges (a falling edge followed by a rising edge) are necessary at the CLK pin to switch modes from asynchronous to synchronous. For example, if clock stop mode is engaged, the clock channel will not change modes until clock stop mode is disengaged.
Any combination of cards, synchronous or asynchronous, can be used as both channels can be set to any of the clock modes or divider ratios independently.
Both SYNC and ASYNC inputs are independently level shifted to the appropriate voltage for the CLK A/CLK B pins ( $5 \mathrm{~V}, 3 \mathrm{~V}, 1.8 \mathrm{~V}$ ).

## Reset Channels

When a card is selected, the reset channels provide a level shifted path from the $R_{I N}$ pin to the RST A/RST B pins. When a card is deselected, its RST A/RST B pin is latched at the current value of $\mathrm{R}_{\mathrm{IN}}$.

* U.S. Patent No. 6,356,140


## operation

## Smart Card Detection Circuits

The PRES A/PRES B pins are used to detect the presence of a smart card. An automatic debounce circuit waits until a smart card has been present for a continuous period of typically 35 ms . Once a valid card indication exists, the status bit for that channel is updated and may be polled by cycling data through the serial port. The $D_{0 u t}$ pin (equivalent to D15) of the serial port can be used to indicate the presence of a card on channel A in real time if $\overline{L D}$ is held low.

The PRES A/PRES B pins have built-in pull-up current sources, so no external components are required for switch detection. The pull-up current sources are designed to have a small current when the pin voltage is below approximately 1 V , but somewhat higher current when the pin voltage reaches 1 V . This helps maintain low power dissipation when a card is present and yet fast response time to a card removal.

The PRES A/PRES B pins can be configured to respond to either normally open or normally closed switches via the NC/ $\overline{\mathrm{NO}}$ pin.

## Activation/Deactivation

For maximum flexibility, the activation sequencing of the smart card is left to the application programmer. Upon activation, to comply with relevant smart card standards, none of the smart card signal pins will be allowed to go high before the smart card supply voltage ( $V_{\text {CCA }} / V_{\text {CCB }}$ ) has reached its final value. Deactivation can be achieved either manually or automatically. An electrical fault condition will trigger the automatic deactivation.
Manual deactivation may be performed under software control by setting the smart card pins to OV in the desired sequence via the control pins (SYNC, ASYNC, R $\mathrm{R}_{\mathrm{IN}}$, DATA and the serial port). For most applications, this will be cumbersome and the built-in deactivation will be used instead.

## Automatic Deactivation

The built-in deactivation sequence can be executed via the serial port simply by setting the appropriate control bits ( D 0 and D 1 or D 8 and D 9 ) to 0 . The deactivation sequence is outlined below.

1. The RST A/RST B pin for that channel is immediately brought low.
2. The deactivation of the CLK A/CLK B pins depends upon which type of card is used:
If the smart card was set to asynchronous mode, then the CLK A/CLK B pin will be latched low on its next falling edge. If no falling edges occur within $5 \mu \mathrm{~s}(\mathrm{~min})$, then the CLK A/CLK B line is forced low.

If the smart card was setto synchronous mode, then the CLK A/CLK B pin is immediately latched at its current value (either high or low) and then forced low after a duration of $5 \mu \mathrm{~s}(\mathrm{~min})$. During the $5 \mu \mathrm{~s}$ timeout period, changes on SYNC will be ignored.
3. The I/O A/I/O B, C4A and C8A pins for that channel are brought low.
4. The $V_{C C A} V_{C C B}$ pin is brought low.

If an error occurs on one smart card, operation of the other card is unaffected.

## Electrical Fault Detection

Several types of faults are detected by the LTC1955. They include $\mathrm{V}_{C C A} / V_{C C B}$ undervoltage, $\mathrm{V}_{C C A} / V_{C C B}$ overcurrent, CLK A/CLK B, RST A/RST B, C8A, C4A short-circuit, card removal during a transaction, failed answer to reset (ATR), supply undervoltage or UNDERV and chip overtemperature. To prevent false errors from plaguing the microcontroller, the electrical faults are acted upon only after a $5 \mu \mathrm{~s}$ (min) timeout period. Card removal during transaction faults initiate the deactivation sequence immediately.

## OPERATION

$V_{C C A} / V_{C C B}$ undervoltage faults are determined by comparing the actual output voltage with the internal reference voltage. If the output is more than $\sim 5 \%$ below its set point for the entire timeout period, the fault is reported and the deactivation sequence is initiated.
$V_{C C A} V_{\text {CCB }}$ overcurrent faults are detected by comparing the output current of the LDOs with an internal reference level. If the current of an LDO is more than 100mA (typ) for the entire timeout period, the fault is reported and the deactivation sequence is initiated.

CLK A/CLK B and RST A/RST B faults are detected by comparing the outputs of these pins with their expected signals. If the signal on a pin is incorrect for the entire timeout period, the fault is reported and the deactivation sequence is initiated.

The clock channels are a special case. Since they can have a free running clock, the error indication is accumulated over a longer period of time without being cleared. Even though the clock may be running, an error will still be detected.

An overtemperature fault is detected by sensing the junction temperature of the IC. If the junction temperature exceeds approximately $150^{\circ} \mathrm{C}$ for the entire timeout period, the fault is reported by setting both fault bits (D4 and D12) and the deactivation sequence is initiated.

A card removal fault is determined as soon as the PRES A/ PRES B pin is high (for NC/ $\overline{\mathrm{NO}}=0$ ). Once this occurs, the fault is reported and the deactivation sequence is initiated.

If no card is present, and the application software attempts to power-up a card socket, an automatic fault will result on that channel.

Short-circuits on the I/O A/I/O B lines will not be detected by the fault detection hardware; however, a short-circuit from these lines to their respective $V_{C C A} / V_{C C B}$ pins will be compliant with the maximum current limits set by applicable standards (<15mA).

An electrical fault can be cleared on either channel by setting the voltage of that channel to OV . Set D0 and D1 to 00 to clear channel B and set D8 and D9 to 00 to clear channel $A$. It is not necessary to set all four bits to zeros.

## Answer to Reset (ATR) Fault Detection

Answer to reset faults are detected by an internal counter that is started once the RST A/B line goes high. If the DATA pin remains high for 40,000 clock cycles, the ATR fault bit for a given channel is set in the serial port's status register (see Table 1) and the FAULT pin is brought low.
An ATR fault cannot occur if the clock mode of a channel is set to synchronous. ATR faults will only occur for asynchronous smart cards.
ATR faults are cleared by bringing the RST A/B pin low for the faulted channel. This will also clear the FAULT pin to the Hi-Z state (assuming no other errors are causing FAULT to be low).

An ATR fault will not automatically deactivate a card channel. It is the application programmer's responsibility to check the status register for ATR faults and deactivate the smart card channel in accordance with smart card standards. Generally, the application has 50 ms (EMV 2.1.3.1, 2.1.3.2) from the 40,000th clock pulse to deactivate the card. Once the LTC1955 receives the deactivation command, it will shut down a card channel in less than $250 \mu \mathrm{~s}$.

## Using the FAULT Pin

The FAULT pin can be used as an interrupt to a microcontroller. It is an open-drain output and generally requires a pull-up resistor. The FAULT pin will go low when either an electrical fault, or an answer to reset fault, occurs on either channel. Thus, there are four possible faults that can cause it to indicate a problem. The serial port's status register must be polled to find out what type of fault occurred and on which channel. The FAULT pin is logically equivalent to D4 + D5 + D12 + D13 (see Table 1).

# APPLICATIONS INFORMATION 

10kV ESD Protection
All smartcard pins (CLKA/CLK B, RSTA/RSTB, I/O A/I/OB, C4A, C8A and $V_{C C A} V^{C C B}$ ) can withstand over 10 kV of human body model ESD in-situ. In order to ensure proper ESD protection, careful board layout is required. The PGND and SGND pins should be tied directly to a ground plane. The $V_{C C A} / V_{\text {CCB }}$ capacitors should be located very close to the $V_{C C A} V_{\text {CCB }}$ pins and tied immediately to the ground plane.

## Capacitor Selection

Warning: A polarized capacitor such as tantalum or aluminum should never be used for the flying capacitor since its voltage can reverse upon start-up of the LTC1955. Low ESR ceramic capacitors should always be used for the flying capacitor.
A total of six capacitors are required to operate the LTC1955. An input bypass capacitor is required at $\mathrm{PV}_{\text {BATT, }} \mathrm{SV}_{\text {BAT }}$ and $D V_{C c}$. Output bypass capacitors are required on each of the smart card $V_{C C A} / V_{\text {CCB }}$ pins. A charge pump flying capacitor is required from $\mathrm{C}^{+}$to $\mathrm{C}^{-}$and a charge storage capacitor is required on the charge pump out pin CPO.

To prevent excessive noise spikes due to charge pump operation, low ESR (equivalent series resistance) multilayer ceramic capacitors are strongly recommended.
There are several types of ceramic capacitors available, each having considerably different characteristics. For example, X7R/X5R ceramic capacitors have excellent voltage and temperature stability but relatively low packing density. Y5V ceramic capacitors have apparently higher packing density but poor performance over their rated voltage or temperature ranges. Under certain voltage and temperature conditions, Y5V and X7R/X5R ceramic capacitors can be compared directly by case size rather than specified value for a desired minimum capacitance.

Placement of the capacitors is critical for correct operation of the LTC1955. Because the charge pump generates large current steps, all of the capacitors should be placed as close to the LTC1955 as possible. The low impedance nature of multilayer ceramic chip capacitors will minimize voltage spikes but only if the power path is kept very short (i.e., minimum inductance). The $\mathrm{PV}_{\text {BAT }} / \mathrm{SV}_{\text {BATT }}$ nodes should
be especially well bypassed. The capacitor for this node should be directly adjacent to the QFN package. The CPO and flying capacitors should be very close as well. The LTC1955 can tolerate more distance between the LDO capacitors and the $\mathrm{V}_{\text {CCA/B }}$ pins.
Figure 3 shows an example of a tight printed circuit board using single-layer copper. For best performance, a multilayer board can be used and should employ a solid ground plane on at least one layer.
The following capacitors are recommended for use with the LTC1955.

|  | TYPE | VALUE | CASE SIZE | MURATA P/N |
| :--- | :---: | :---: | :---: | :--- |
| CIN <br> CPO | X5R | $4.7 \mu \mathrm{~F}$ | 0805 | GRM40-034 X5R 475K 6.3 |
| CFIY <br> $V_{\text {CCA/B }}$ | X5R | $1 \mu \mathrm{~F}$ | 0603 | GRM39 X5R 105K 6.3 |
| $\mathrm{CDV}_{\text {CC }}$ | X5R | $0.1 \mu \mathrm{~F}$ | 0402 | GRM36 X5R 104K 10 |



Figure 3. Optimum Single-Layer PCB Layout

## APPLICATIONS INFORMATION

## Interfacing to a Microcontroller

The serial port of the LTC1955 can be connected directly to a 68HC11 style microcontroller's serial port. The mcrocontroller should be configured as the master device and its clock's idle state should be set to high (MSTR $=1$, $\mathrm{CPOL}=1$ and $\mathrm{CPHA}=0$ for the MC68HC11 family). Figure 4 shows the recommended configuration and direction of data flow. Note that an additional I/O line is necessary for $\overline{\mathrm{LD}}$ to load the data once it has shifted around the loop. Command data is latched into the command register on the falling edge of the $\overline{\mathrm{LD}}$ signal. The LTC1955 will begin to act on new command data as soon as $\overline{\mathrm{LD}}$ goes low. Any general purpose microcontroller I/O line can be configured to control the $\overline{\mathrm{LD}}$ pin.

The status of the LTC1955 is returned over the serial port. Status data is latched into the shift register on the rising edge of the $\overline{\mathrm{LD}}$ pin. Whenever the system is waiting for status data from the LTC1955, its LD pin should be held low.

## Daisychained Operation

For applications requiring more than two card sockets, the serial port of the LTC1955 is designed to be easily daisychained. The Dout pin of one LTC1955 can be connected directly to the $D_{\text {IN }}$ pin of another LTC1955. Rather than sending two 8 -bit bytes before asserting $\overline{\mathrm{LD}}$, the microcontroller should send two 8-bit bytes per device. $\overline{\mathrm{LD}}$ should only be asserted after all devices have been updated. Figure 6 shows three LTC1955s cascaded in daisychain fashion. In this case, the microcontroller would write six 8 -bit bytes before asserting the $\overline{\mathrm{LD}} \mathrm{pin}$. Alternatively, if two serial ports are available on the microcontroller, then two LTC1955s can be controlled independently.

If the DATA lines of two or more LTC1955s are connected together, the static pull-up current will be the sum of the devices. The static current can be brought back to the level of a single LTC1955 by setting bit D3 on all but one of the LTC1955s to 1 (see Table 1). Bit D3 disables the pull-up current source on the DATA pin. This will help prevent $\mathrm{V}_{\mathrm{OL}}$ problems in multiple LTC1955 applications when driving the DATA or I/O pins low.


Figure 4. Microcontroller Interface

## APPLICATIONS INFORMATION

Using S.A.M. Cards

For applications using one or more installed S.A.M. cards, the PRES A/PRES B pins for those sockets must be grounded before operation of the card can occur (assuming NC/ $\overline{\mathrm{NO}}$ is grounded). The PRES A/PRES B pull-up current is designed for very low consumption, but ultralow current can be achieved in shutdown by using a microcontroller output to pull down on the PRES A/PRES B pins only when communication is necessary. The fault detection circuitry will not allow a card socket to be operated unless a card is detected.

## Asynchronous Channel A Card Detection

Since the shift register is transparent when $\overline{\mathrm{LD}}$ is held low, $D_{\text {Out }}$ is the same as D15. Recall from Table 1 that D15 indicates the status of the card detection channel for channel $A$. Thus, it is not necessary to perform an entire read/write operation to determine the card detection status of channel $A$. With $\overline{\mathrm{LD}}$ low, $\mathrm{D}_{\text {Out }}$ can be used to generate a real time card detection interrupt. This could be useful for one S.A.M. card, one smart card application.

## Inter Card Communication

Communication is possible directly from one card socket to the other when both cards are selected at the same time. This can be achieved by the following sequence of actions.

1. Start with both cards off and deselected
2. Activate the supply of the slave card
3. Select the slave card only
4. Initiate a reset on the slave card
5. Deselect the slave card
6. Activate the supply of the master card
7. Select the master card only
8. Initiate a reset on the master card
9. Select both cards

## Using the UNDERV Pin

The UNDERV pin can be used to add protection against a supply undervoltage fault. By using two external programming resistors, the undervoltage detection can be setto an arbitrary level (Figure 7). To ensure that the smart cards are properly shut down, there must be sufficient energy available in the input bypass capacitor to run one or both smart cards until the deactivation cycle begins. It can take approximately $30 \mu \mathrm{~s}$ from the detection of a fault until the deactivation sequence begins. It is desirable to maintain the $V_{\text {BATT }}$ supply at 2.7 V or greater during this period.
Consider the following (worst-case) example:

1. The UNDERV pin is programmed to trip below 3.1 V .
2. It is possible to have both cards activated at 5 V and drawing 60 mA .
Since the output voltage is programmed to 5 V , the charge pump will be acting as a voltage doubler. With two cards drawing 60 mA each, the input current will be $2 \cdot(60 \mathrm{~mA}$ +60 mA ), or about 240 mA . Allowing the $\mathrm{V}_{\text {BATT }}$ supply to droop from 3.1V to 2.7 V during the $30 \mu \mathrm{~s}$ timeout period, the input capacitance would need to be at least:

$$
240 \mathrm{~mA} /[(3.1 \mathrm{~V}-2.7 \mathrm{~V}) / 30 \mu \mathrm{~s}] \text { or } 18 \mu \mathrm{~F} \text {. }
$$

## Thermal Management

To minimize power dissipation, the LTC1955 will actively decide whether to step up or down depending on the required output voltages and available input voltage. However, for optimum efficiency, the LTC1955 should be powered from a 3.3V supply.
If the input voltage is above 3.6 V , and both cards are drawing maximum current, there can be substantial power dissipation in the LTC1955. If the junction temperature increases above approximately $150^{\circ} \mathrm{C}$, the thermal shutdown circuitry will automatically deactivate both channels. To reduce the maximum junction temperature, a good thermal connection to the PC board is recommended.

## Zero Shutdown Current

Although the LTC1955 is designed to have very low shutdown current, it can still draw over a microampere on both

## APPLICATIONS INFORMATION

$D V_{C C}$ and $V_{B A T T}$ when in shutdown. For applications that require virtually zero shutdown current, the $D V_{C C}$ pin can be grounded. This will reduce the $\mathrm{V}_{\text {BATT }}$ current to well under a single microampere. Internal logic ensures that the LTC1955 is in shutdown when $\mathrm{DV}_{\mathrm{CC}}$ is grounded. Note, however, that all of the logic signals that are referenced to $\mathrm{DV}_{C C}$ ( $\mathrm{D}_{\text {IN }}, ~ S C L K, ~ \overline{L D}, ~ D A T A, R_{I N}, S Y N C$, ASYNC and NC/(NO) will have to be at OV as well, to prevent ESD diodes to $\mathrm{DV}_{\text {CC }}$ from being forward-biased.

## Operation at Higher Supplies

If a 5.5 V to 6 V supply voltage is available, it is possible to achieve some power savings by bypassing the charge pump. The higher supply can be connected directly to the CPO pin. As long as the voltage on CPO is higher than that at which it ordinarily regulates ( 5.35 V or 3.7 V depending on voltage selections), the charge pump's oscillator will not run. This configuration can give considerable power savings since the charge pump is not being used.
A voltage source is still needed on both $\mathrm{DV}_{C C}$ and $\mathrm{SV}_{\mathrm{BATT} /}$ $\mathrm{PV}_{\text {BATT }}$ in this configuration. Recall that $\mathrm{DV}_{\text {CC }}$ sets the logic reference level for all the control and smart card communication pins. The voltage on $\mathrm{SV}_{\text {BAT }} / \mathrm{PV}_{\text {BATT }}$ can be any convenient level that meets the parameters in the Electrical Characteristics table.

The 5.5 V to 6 V supply can be left permanently connected to CPO, but there will be approximately $5 \mu \mathrm{~A}$ of current flow into CPO when the LTC1955 is in shutdown.

## Charge Pump Strength

Under low $\mathrm{V}_{\text {BATT }}$ Conditions, the amount of currentavailable to the smart cards is limited by the charge pump.

Figure 5 shows how the LTC1955 can be modeled as a Thevenin equivalent circuit to determine the amount of current available given the effective input voltage, $2 \mathrm{~V}_{\text {BAT }}$ and the effective open-loop output resistance, RoLcp.

From Figure 5, the available current is given by:

$$
\mathrm{I}_{\mathrm{CCA}}+\mathrm{I}_{\mathrm{CCB}} \leq \frac{2 \mathrm{~V}_{\mathrm{BATT}}-\mathrm{V}_{\mathrm{CPO}}}{\mathrm{R}_{0 L C P}}
$$

$\mathrm{R}_{0 L C P}$ is dependent on a number of factors including the switching term, $1 /\left(\mathrm{f}_{\mathrm{OSC}}{ }^{\bullet} \mathrm{C}_{\mathrm{FLY}}\right)$, internal switch resistances and the nonoverlap period of the switching circuit. However, for a given $\mathrm{R}_{0 \mathrm{LCP}}$, the minimum CPO voltage can be determined from the following expression:

$$
V_{C P O} \geq 2 V_{B A T T}-\left(I_{C C A}+I_{C C B}\right) R_{O L C P}
$$

The LDOs have been designed to meet all applicable smart card standards for $\mathrm{V}_{\mathrm{CC}}$ with $\mathrm{V}_{\mathrm{CPO}}$ as low as 5.13 V . Given this information, trade-offs can be made by the user with regard to total consumption ( $I_{C C A}+I_{C C B}$ ) and minimum supply voltage.


Figure 5. Equivalent Open-Loop Circuit

## Changing the Smart Card Supply Voltage

Although the LTC1955 control system will allow the smart card voltage to be changed from one value to the next without an interim power-down, this is not recommended. When changing from a higher voltage to a lower voltage there will generally not be a problem; however, changing from a lower voltage to a higher voltage will result in both an undervoltage condition and an overcurrent condition on that channel. The likely result is that the channel will automatically deactivate. Applicable smart card standards specify that the smart card supply be powered to zero before applying a new voltage.

## Compliance Testing

Inductance due to long leads on type approval equipment can cause ringing and overshoot that leads to testing problems. Small amounts of capacitance and damping resistors can be included in the application without compromising the normal electrical performance of the LTC1955 or smart card system. Generally, a $100 \Omega$ resistor and a 20 pF capacitor will accomplish this, as shown in Figure 8.

## LTC1955

APPLICATIONS INFORMATION


Figure 6. Multiple LTC1955s Daisychained Together

## APPLICATIONS INFORMATION



Figure 7. Setting the Undervoltage Trip Point


Figure 8. Additional Components for Improved Compliance Testing

## LTC1955

PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UH Package
32-Lead Plastic QFN ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1693 Rev D)


RECOMMENDED SOLDER PAD LAYOUT
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE

M0-220 VARIATION WHHD-(X) (TO BE APPROVED)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## REVISION HISTORY (Revision history begins at Rev $C$ )

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| C | $11 / 13$ | Remove tw Spec from Serial Port Timing <br> Revised Serial Port Timing section and diagram | 4 |
| D | $2 / 14$ | Added tLFC parameter to Serial Port Timing electrical parameters. <br> Modified Figure 1. | 9 |

## LTC1955

## TYPICAL APPLICATION

Battery-Powered RS232 to Dual Smart Card Interface


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1755/LTC1756 | ISO 7816-3 and EMV Compatible Smart Card Interface | $V_{\text {OUT }}=3 \mathrm{~V} / 5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.7 \mathrm{~V}$ to 6V, SSOP-16/-24 Package |
| LTC1555 | SIM Power Supply and Level Translator Step-Up/Step-Down <br> Charge Pump | $V_{\text {OUT }}=3 \mathrm{~V} / 5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.7 \mathrm{~V}$ to 10V, SSOP-16/-20 Package |
| LTC1555L-1.8 | SIM Power Supply and Level Translator Step-Up/Step-Down <br> Charge Pump | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} / 3 \mathrm{~V} / 5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.6 \mathrm{~V}$ to 6 V, SSOP-16 Package |
| LTC4555 | SIM Power Supply and Level Translator | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=3 \mathrm{~V}$ to $6 \mathrm{~V}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN Package |
| LTC4556 | SIM Power Supply and Level Translator | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=3 \mathrm{~V}$ to $6 \mathrm{~V}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN Package |
| LTC4557 | SIM Power Supply and Level Translator | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} / 3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=3 \mathrm{~V}$ to $6 \mathrm{~V}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN Package |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface - Specialised category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
CY7C910-51LMB MC33689DPEWR2 MC33975ATEKR2 MEC1632-AUE NVT4555UKZ RKSAS4 HMC677G32 LPC47N207-JV FTP637DSL633R SM712GX04LF04-BA MC33689DPEW PCA9704PWJ NCN5192MNRG MCW1001A-I/SS HOA6241-001 SC74HC4066ADTR2G AS3935-BQFT NCN5120MNTWG NCN5150DR2G NCN8025MTTBG C100N50Z4A DG407AK/883B SRT2ATT01 TDA8035HN/C1/S1J TLE9221SXXUMA2 DS90UB947TRGCRQ1 SP510ECF-L NCS2300MUTAG HMC677LP5E HMC677LP5ETR LTC1756EGN\#PBF LTC1955EUH\#PBF MXL1543BCAI MAX3170CAI+ XL1192D ST8024CTR TLE9221SX KTU1109EFAA-TR CH368L CH7307C-DEF LTC1694CS5\#TRPBF LTC1694IS5\#TRM LTS 25-NP 73S8024RN-20IMF 73S8024RN-IL/F 78P2352-IGT/F DS2406+ DS2413P+ DS2413P+T\&R DS28E17Q+

