

14-Bit, 65Msps/40Msps/ 25Msps Low Power Dual ADCs

FEATURES

- 2-Channel Simultaneous Sampling ADC
- 73.7dB SNR
- 90dB SFDR
- Low Power: 171mW/113mW/94mW Total
- 85mW/56mW/47mW per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: 1 or 2 Bits per Channel
- Selectable Input Ranges: 1V_{P-P} to 2V_{P-P}
- 800MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Pin Compatible 14-Bit and 12-Bit Versions
- 40-Pin (6mm × 6mm) QFN Package

APPLICATIONS

- Communications
- Cellular Base Stations
- Software Defined Radios
- Portable Medical Imaging
- Multichannel Data Acquisition
- Nondestructive Testing

Δ7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

1.8V 1.8V OV_{DD} VDD CH.1 OUT1A 14-BIT ANALOG S/ ADC CORE INPUT OUT1B SERIALIZED DATA OUT2A CH.2 14-BIT SERIAI IZER LVDS ANALOG ADC CORE OUTPUTS OUT2B INPUT DATA CLOCK ENCODE PLL OUT INPUT FRAME 226514 TA01


DESCRIPTION

The LTC[®]2265-14/LTC2264-14/LTC2263-14 are 2-channel, simultaneous sampling 14-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 73.7dB SNR and 90dB spurious free dynamic range (SFDR). Ultralow jitter of 0.15ps_{RMS} allows undersampling of IF frequencies with excellent noise performance.

DC specs include $\pm 1LSB$ INL (typ), $\pm 0.3LSB$ DNL (typ) and no missing codes over temperature. The transition noise is a low $1.2LSB_{RMS}$.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC⁺ and ENC⁻ inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.



LTC2265-14, 65Msps, 2-Tone FFT, f_{IN} = 70MHz and 75MHz

14 TA02




ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Supply Voltages
V _{DD} , 0V _{DD} 0.3V to 2V
Analog Input Voltage (A _{IN} ⁺ , A _{IN} ⁻ , PAR/SER, SENSE)
(Note 3)0.3V to (V _{DD} + 0.2V)
Digital Input Voltage (ENC ⁺ , ENC ⁻ , CS , SDI, SCK)
(Note 4)0.3V to 3.9V
SDO (Note 4)0.3V to 3.9V
Digital Output Voltage $-0.3V$ to $(OV_{DD} + 0.3V)$
Operating Temperature Range
LTC2265C, 2264C, 2263C0°C to 70°C
LTC2265I, 2264I, 2263I–40°C to 85°C
Storage Temperature Range65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2265CUJ-14#PBF	LTC2265CUJ-14#TRPBF	LTC2265UJ-14	40-Lead (6mm \times 6mm) Plastic QFN	0°C to 70°C
LTC2265IUJ-14#PBF	LTC2265IUJ-14#TRPBF	LTC2265UJ-14	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C
LTC2264CUJ-14#PBF	LTC2264CUJ-14#TRPBF	LTC2264UJ-14	40-Lead ($6mm \times 6mm$) Plastic QFN	0°C to 70°C
LTC2264IUJ-14#PBF	LTC2264IUJ-14#TRPBF	LTC2264UJ-14	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C
LTC2263CUJ-14#PBF	LTC2263CUJ-14#TRPBF	LTC2263UJ-14	40-Lead (6mm × 6mm) Plastic QFN	0°C to 70°C
LTC2263IUJ-14#PBF	LTC2263IUJ-14#TRPBF	LTC2263UJ-14	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/





CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

			Ľ	C2265-	14	U	rc2264-	14	LT	C2263-1	14	
PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Resolution (No Missing Codes)			14			14			14			Bits
Integral Linearity Error	Differential Analog Input (Note 6)	•	-3	±1	3	-3	±1	3	-3	±1	3	LSB
Differential Linearity Error	Differential Analog Input	•	-0.8	±0.3	0.8	-0.8	±0.3	0.8	-0.8	±0.3	0.8	LSB
Offset Error	(Note 7)	٠	-12	±3	12	-12	±3	12	-12	±3	12	mV
Gain Error	Internal Reference External Reference	•	-2.1	-0.8 -0.8	0.5	-2.1	-0.8 -0.8	0.5	-2.1	-0.8 -0.8	0.5	%FS %FS
Offset Drift			ĺ	±20			±20			±20		μV/°C
Full-Scale Drift	Internal Reference External Reference			±30 ±10			±30 ±10			±30 ±10		ppm/°C ppm/°C
Gain Matching	External Reference			±0.2			±0.2			±0.2		%FS
Offset Matching				±3			±3			±3		mV
Transition Noise	External Reference			1.2			1.2			1.2		LSB _{RMS}

ANALOG INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IN}	Analog Input Range (A _{IN} ⁺ – A _{IN} ⁻)	1.7V < V _{DD} < 1.9V	•		1 to 2		V _{P-P}
V _{IN(CM)}	Analog Input Common Mode $(A_{IN}^{+} + A_{IN}^{-})/2$	Differential Analog Input (Note 8)	•	V _{CM} – 100mV	V _{CM}	V _{CM} + 100mV	V
V _{SENSE}	External Voltage Reference Applied to SENSE	External Reference Mode	•	0.625	1.250	1.300	V
I _{INCM}	Analog Input Common Mode Current	Per Pin, 65Msps Per Pin, 40Msps Per Pin, 25Msps			81 50 31		μΑ μΑ μΑ
I _{IN1}	Analog Input Leakage Current (No Encode)	$0 < A_{IN}^{+}, A_{IN}^{-} < V_{DD}$	•	-1		1	μA
I _{IN2}	PAR/SER Input Leakage Current	0 < PAR/SER < V _{DD}	•	-3		3	μA
I _{IN3}	SENSE Input Leakage Current	0.625 < SENSE < 1.3V	•	-6		6	μA
t _{AP}	Sample-and-Hold Acquisition Delay Time				0		ns
t _{JITTER}	Sample-and-Hold Acquisition Delay Jitter				0.15		ps _{RMS}
CMRR	Analog Input Common Mode Rejection Ratio				80		dB
BW-3B	Full-Power Bandwidth	Figure 6 Test Circuit			800		MHz

DYNAMIC ACCURACY otherwise specifications are at $T_A = 25^{\circ}$ C. $A_{IN} = -1$ dBFS. (Note 5)

				Ľ	C2265-*	14	LI	C2264-	14	LT	C2263-1	14	
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
SNR	Signal-to-Noise Ratio	5MHz Input 30MHz Input 70MHz Input 140MHz Input	•	72.3	73.7 73.7 73.5 73		72	73.5 73.4 73.4 72.8		71.4	72.9 72.9 72.8 72.3		dBFS dBFS dBFS dBFS
SFDR	Spurious Free Dynamic Range 2 nd or 3 rd Harmonic	5MHz Input 30MHz Input 70MHz Input 140MHz Input	•	78	90 90 89 84		79	90 90 89 84		79	90 90 89 84		dBFS dBFS dBFS dBFS
	Spurious Free Dynamic Range 4 th Harmonic or Higher	5MHz Input 30MHz Input 70MHz Input 140MHz Input	•	85	90 90 90 90		85	90 90 90 90		85	90 90 90 90		dBFS dBFS dBFS dBFS
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	5MHz Input 30MHz Input 70MHz Input 140MHz Input	•	71.5	73.6 73.5 73.2 72.5		71.6	73.3 73.2 73.1 72.3		70.9	72.8 72.7 72.5 71.9		dBFS dBFS dBFS dBFS
	Crosstalk	10MHz Input			-105			-105			-105		dBc

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. A_{IN} = -1dBFS. (Note 5)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{CM} Output Voltage	$I_{OUT} = 0$	0.5 • V _{DD} – 25mV	0.5 • V _{DD}	0.5 • V _{DD} + 25mV	V
V _{CM} Output Temperature Drift			±25		ppm/°C
V _{CM} Output Resistance	–600μA < I _{OUT} < 1mA		4		Ω
V _{REF} Output Voltage	$I_{OUT} = 0$	1.225	1.250	1.275	V
V _{REF} Output Temperature Drift			±25		ppm/°C
V _{REF} Output Resistance	-400μA < I _{OUT} < 1mA		7		Ω
V _{REF} Line Regulation	1.7V < V _{DD} < 1.9V		0.6		mV/V

DIGITAL INPUTS AND OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

 $\frac{1}{2} = \frac{1}{2} = \frac{1}$

SYMBO	L PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ENCOD	E INPUTS (ENC ⁺ , ENC ⁻)						
Differer	ntial Encode Mode (ENC ⁻ Not Tied to GN	ID)					
VID	Differential Input Voltage	(Note 8)	•	0.2			V
V _{ICM}	Common Mode Input Voltage	Internally Set Externally Set (Note 8)	•	1.1	1.2	1.6	V V
V _{IN}	Input Voltage Range	ENC ⁺ , ENC ⁻ to GND	•	0.2		3.6	V
R _{IN}	Input Resistance	(See Figure 10)			10		kΩ
CIN	Input Capacitance				3.5		pF



DIGITAL INPUTS AND OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Single-En	ded Encode Mode (ENC ⁻ Tied to GND)	,					
V _{IH}	High Level Input Voltage	V _{DD} = 1.8V		1.2			V
V _{IL}	Low Level Input Voltage	V _{DD} = 1.8V	•			0.6	V
V _{IN}	Input Voltage Range	ENC ⁺ to GND	•	0		3.6	V
R _{IN}	Input Resistance	(See Figure 11)			30		kΩ
CIN	Input Capacitance				3.5		pF
DIGITAL I	NPUTS (CS, SDI, SCK in Serial or Parallel	Programming Mode. SDO in Parallel Progra	ammin	g Mode)			
V _{IH}	High Level Input Voltage	V _{DD} = 1.8V	•	1.3			V
V _{IL}	Low Level Input Voltage	V _{DD} = 1.8V	•			0.6	V
I _{IN}	Input Current	V _{IN} = 0V to 3.6V	•	-10		10	μΑ
CIN	Input Capacitance				3		pF
SDO OUTI	PUT (Serial Programming Mode. Open-Dra	ain Output. Requires 2k Ω Pull-Up Resistor i	f SDO I	s Used)			
R _{OL}	Logic Low Output Resistance to GND	V _{DD} = 1.8V, SDO = 0V			200		Ω
I _{OH}	Logic High Output Leakage Current	SDO = 0V to 3.6V	•	-10		10	μA
C _{OUT}	Output Capacitance				3		pF
DIGITAL D	DATA OUTPUTS						
V _{OD}	Differential Output Voltage	100 Ω Differential Load, 3.5mA Mode 100 Ω Differential Load, 1.75mA Mode	•	247 125	350 175	454 250	mV mV
V _{OS}	Common Mode Output Voltage	100 Ω Differential Load, 3.5mA Mode 100 Ω Differential Load, 1.75mA Mode	•	1.125 1.125	1.250 1.250	1.375 1.375	VVV
R _{TERM}	On-Chip Termination Resistance	Termination Enabled, OV _{DD} = 1.8V			100		Ω

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 9)

				LI	C2265-	14	1	C2264-	14	LT	C2263-	4	
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V _{DD}	Analog Supply Voltage	(Note 10)		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
OV _{DD}	Output Supply Voltage	(Note 10)	•	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
I _{VDD}	Analog Supply Current	Sine Wave Input	•		84	98		53	63		42	50	mA
I _{ovdd}	Digital Supply Current	1-Lane Mode, 1.75mA Mode 1-Lane Mode, 3.5mA Mode 2-Lane Mode, 1.75mA Mode 2-Lane Mode, 3.5mA Mode	•		11 20 15 28	18 32		10 19 15 28	17 31		10 18 14 27	17 31	mA mA mA mA
P _{DISS}	Power Dissipation	1-Lane Mode, 1.75mA Mode 1-Lane Mode, 3.5mA Mode 2-Lane Mode, 1.75mA Mode 2-Lane Mode, 3.5mA Mode	•		171 187 178 202	209 234		113 130 122 146	144 169		94 108 101 124	121 146	mW mW mW mW
P _{SLEEP}	Sleep Mode Power				1			1			1		mW
P _{NAP}	Nap Mode Power				60			60			60		mW
PDIFFCLK	Power Increase with Differential Encode Mode Enabled (No Increase for Sleep Mode)				20			20			20		mW



TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

				LTC2265-14		LTC2264-14			LTC2263-14				
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
f _S	Sampling Frequency	(Notes 10, 11)	٠	5		65	5		40	5		25	MHz
t _{ENCL}	ENC Low Time (Note 8)	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	7.3 2	7.69 7.69	100 100	11.88 2	12.5 12.5	100 100	19 2	20 20	100 100	ns ns
t _{ENCH}	ENC High Time (Note 8)	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	7.3 2	7.69 7.69	100 100	11.88 2	12.5 12.5	100 100	19 2	20 20	100 100	ns ns
t _{AP}	Sample-and-Hold Acquisition Delay Time				0			0			0		ns

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Digital Da	ta Outputs ($R_{TERM} = 100\Omega$	Differential, $C_L = 2pF$ to GND on Each Output)		1			
t _{SER}	Serial Data Bit Period	Two Lanes, 16-Bit Serialization Two Lanes, 14-Bit Serialization Two Lanes, 12-Bit Serialization One Lane, 16-Bit Serialization One Lane, 14-Bit Serialization One Lane, 12-Bit Serialization			1 / (8 • f _S) 1 / (7 • f _S) 1 / (6 • f _S) 1 / (16 • f _S) 1 / (14 • f _S) 1 / (12 • f _S)		S
t _{FRAME}	FR to DCO Delay	(Note 8)		0.35 • t _{SER}	0.5 • t _{SER}	0.65 • t _{SER}	S
t _{DATA}	DATA to DCO Delay	(Note 8)		0.35 • t _{SER}	0.5 • t _{SER}	0.65 • t _{SER}	S
t _{PD}	Propagation Delay	(Note 8)		0.7n + 2 • t _{SER}	1.1n + 2 • t _{SER}	1.5n + 2 • t _{SER}	S
t _R	Output Rise Time	Data, DCO, FR, 20% to 80%			0.17		ns
t _F	Output Fall Time	Data, DCO, FR, 20% to 80%			0.17		ns
	DCO Cycle-to-Cycle Jitter	t _{SER} = 1ns			60		psp-p
	Pipeline Latency				6		Cycles
SPI Port T	Timing (Note 8)						
t _{SCK}	SCK Period	Write Mode Readback Mode, C _{SDO} = 20pF, R _{PULLUP} = 2k	•	40 250			ns ns
t _S	CS to SCK Set-Up Time			5			ns
t _H	SCK to CS Set-Up Time			5			ns
t _{DS}	SDI Set-Up Time			5			ns
t _{DH}	SDI Hold Time		•	5			ns
t _{DO}	SCK Falling to SDO Valid	Readback Mode, C _{SDO} = 20pF, R _{PULLUP} = 2k				125	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V_{DD} , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V_{DD} without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above V_{DD} they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

Note 5: $V_{DD} = 0V_{DD} = 1.8V$, $f_{SAMPLE} = 65MHz$ (LTC2265), 40MHz (LTC2264), or 25MHz (LTC2263), 2-lane output mode, differential ENC⁺/ ENC⁻ = $2V_{P-P}$ sine wave, input range = $2V_{P-P}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 00 0000 0000 0000 and 11 1111 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.


Note 9: $V_{DD} = 0V_{DD} = 1.8V$, $f_{SAMPLE} = 65MHz$ (LTC2265), 40MHz (LTC2264), or 25MHz (LTC2263), 2-lane output mode, ENC⁺ = single-ended 1.8V square wave, ENC⁻ = 0V, input range = $2V_{P-P}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire chip, not per channel.

Note 10: Recommended operating conditions.


Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000Mbps, so t_{SER} must be greater than or equal to 1ns.




TIMING DIAGRAMS



2-Lane Output Mode, 16-Bit Serialization*






NOTE THAT IN THIS MODE, FR⁺/FR⁻ HAS TWO TIMES THE PERIOD OF ENC⁺/ENC⁻




TIMING DIAGRAMS



2-Lane Output Mode, 12-Bit Serialization

1-Lane Output Mode, 16-Bit Serialization











TIMING DIAGRAMS


LINEAR









10


















PIN FUNCTIONS

A_{IN1}⁺ (Pin 1): Channel 1 Positive Differential Analog Input.

A_{IN1}⁻ (Pin 2): Channel 1 Negative Differential Analog Input.

 V_{CM1} (Pin 3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channel 1. Bypass to ground with a 0.1µF ceramic capacitor.

REFH (Pins 4, 5): ADC High Reference. Bypass to pins 6, 7 with a 2.2μ F ceramic capacitor, and to ground with a 0.1μ F ceramic capacitor.

REFL (Pins 6, 7): ADC Low Reference. Bypass to pins 4, 5 with a 2.2μ F ceramic capacitor, and to ground with a 0.1μ F ceramic capacitor.

 V_{CM2} (Pin 8): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channel 2. Bypass to ground with a 0.1µF ceramic capacitor.

A_{IN2}⁺ (Pin 9): Channel 2 Positive Differential Analog Input.

A_{IN2}⁻ (Pin 10): Channel 2 Negative Differential Analog Input.

V_{DD} (**Pins 11, 12, 39, 40**): 1.8V Analog Power Supply. Bypass to ground with 0.1µF ceramic capacitors. Adjacent pins can share a bypass capacitor.

ENC⁺ (Pin 13): Encode Input. Conversion starts on the rising edge.

ENC⁻ (Pin 14): Encode Complement Input. Conversion starts on the falling edge.

 \overline{CS} (Pin 15): In serial programming mode (PAR/SER = 0V), \overline{CS} is the serial interface chip select input. When \overline{CS} is low, SCK is enabled for shifting data on SDI into the mode control registers. In parallel programming mode (PAR/SER = V_{DD}), \overline{CS} selects 2-lane or 1-lane output mode. \overline{CS} can be driven with 1.8V to 3.3V logic.

SCK (Pin 16): In serial programming mode (PAR/SER = 0V), SCK is the serial interface clock input. In parallel programming mode (PAR/SER = V_{DD}), SCK selects 3.5mA or 1.75mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

SDI (Pin 17): In serial programming mode (PAR/SER = 0V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode (PAR/SER = V_{DD}), SDI can be used to power down the part. SDI can be driven with 1.8V to 3.3V logic.

GND (Pins 18, 33, 37, Exposed Pad Pin 41): ADC Power Ground. The exposed pad must be soldered to the PCB ground.

OGND (Pin 25): Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.

 OV_{DD} (Pin 26): Output Driver Supply. Bypass to ground with a 0.1µF ceramic capacitor.

SD0 (Pin 34): In serial programming mode (PAR/SER = 0V), SD0 is the optional serial interface data output. Data on SD0 is read back from the mode control registers and can be latched on the falling edge of SCK. SD0 is an open-drain NMOS output that requires an external 2k pull-up resistor of 1.8V to 3.3V. If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SD0 can be left unconnected. In parallel programming mode (PAR/SER = V_{DD}), SD0 is an input that enables internal 100 Ω termination resistors on the digital outputs. When used as an input, SD0 can be driven with 1.8V to 3.3V logic through a 1k series resistor.

PIN FUNCTIONS

PAR/SER (Pin 35): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. \overline{CS} , SCK, SDI and SDO become a serial interface that controls the A/D operating modes. Connect to V_{DD} to enable parallel programming mode where \overline{CS} , SCK, SDI and SDO become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the V_{DD} of the part and not be driven by a logic signal.

 V_{REF} (Pin 36): Reference Voltage Output. Bypass to ground with a 1µF ceramic capacitor, nominally 1.25V.

SENSE (Pin 38): Reference Programming Pin. Connecting SENSE to V_{DD} selects the internal reference and a $\pm 1V$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5V$ input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of $\pm 0.8 \cdot V_{SENSE}$.

LVDS OUTPUTS

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal 100Ω termination resistor between the pins of each LVDS output pair.

OUT2B⁻/OUT2B⁺, **OUT2A⁻**, **OUT2A⁺** (Pins 19/20, 21/22): Serial Data Outputs for Channel 2. In 1-lane output mode, only OUT2A⁻/OUT2A⁺ are used.

FR⁻/FR⁺ (Pin 23/Pin 24): Frame Start Output.

DCO⁻/DCO⁺ (Pin 27/Pin 28): Data Clock Output.

OUT1B⁻/OUT1B⁺, **OUT1A⁻/OUT1A⁺** (Pins 29/30, 31/32): Serial Data Outputs for Channel 1. In 1-lane output mode, only OUT1A⁻/OUT1A⁺ are used.





LTC2265-14/ LTC2264-14/LTC2263-14

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram



CONVERTER OPERATION

The LTC2265-14/LTC2264-14/LTC2263-14 are low power, 2-channel, 14-bit, 65Msps/40Msps/25Msps A/D converters that are powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single-ended for lower power consumption. To minimize the number of data lines, the digital outputs are serial LVDS. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the V_{CM1} or V_{CM2} output pins, which are nominally V_{DD}/2. For the 2V input range, the inputs should swing from V_{CM} – 0.5V to V_{CM} + 0.5V. There should be a 180° phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

INPUT DRIVE CIRCUITS

Input Filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching and limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with V_{CM} , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.




Figure 2. Equivalent Input Circuit. Only One of the Two Analog Channels Is Shown.





Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5MHz to 70MHz




Amplifier Circuits

Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.



T1: MA/COM MABA-007159-000000 T2: MA/COM MABAES0060 RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 4. Recommended Front-End Circuit for Input Frequencies from 70MHz to 170MHz



T2: COILCRAFT WBC1-1LB RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 5. Recommended Front-End Circuit for Input Frequencies from 170MHz to 300MHz At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the A/D.




Figure 6. Recommended Front-End Circuit for Input Frequencies Above 300MHz




Figure 7. Front-End Circuit Using a High Speed Differential Amplifier



Reference

The LTC2265-14/LTC2264-14/LTC2263-14 has an internal 1.25V voltage reference. For a 2V input range using the internal reference, connect SENSE to V_{DD} . For a 1V input range using the internal reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be 1.6 \bullet V_{SENSE}.

The reference is shared by both ADC channels, so it is not possible to independently adjust the input range of individual channels.

The V_{REF}, REFH and REFL pins should be bypassed, as shown in Figure 8. The 0.1μ F capacitor between REFH and REFL should be as close to the pins as possible (not on the backside of the circuit board).




Figure 8. Reference Circuit

Encode Input

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).




Figure 9. Using an External 1.25V Reference




Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode




Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode



The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13). The encode inputs are internally biased to 1.2V through 10k equivalent resistance. The encode inputs can be taken above V_{DD} (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode mode, ENC⁻ should stay at least 200mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC⁺ should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC⁻ is connected to ground and ENC⁺ is driven with a square wave encode input. ENC⁺ can be taken above V_{DD} (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC⁺ threshold is 0.9V. For good jitter performance ENC⁺ should have fast rise and fall times.

Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires $25\mu s$ to lock onto the input clock.


A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from 30% to 70%. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

DIGITAL OUTPUTS

The digital outputs of the LTC2265-14/LTC2264-14/ LTC2263-14 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode) or one bit at a time (1-lane mode). The data can be serialized with 16-, 14-, or 12-bit serialization (see the Timing Diagrams section for details). Note that with 12-bit serialization the two LSBs are not available—this mode is included for compatibility with the 12-bit versions of these parts.

The output data should be latched on the rising and falling edges of the data clockout (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14-bit serialization mode, the frequency of the FR output is halved.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see Table 1). The minimum sample rate for all serialization modes is 5Msps.



RESISTORS AND CAPACITORS ARE 0402 PACKAGE SIZE

Figure 12. Sinusoidal Encode Drive




Figure 13. PECL or LVDS Encode Drive



Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2265-14. The Sampling Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2264-14) or 25MHz (LTC2263-14).

SERIALIZATION	I MODE	MAXIMUM SAMPLING Frequency, f _s (MHz)	DCO FREQUENCY	FR FREQUENCY	SERIAL DATA RATE
2-Lane	16-Bit Serialization	65	4 • f _S	f _S	8 • f _S
2-Lane	14-Bit Serialization	65	3.5 ∙ f _S	0.5 • f _S	7 • f _S
2-Lane	12-Bit Serialization	65	3 • f _S	f _S	6 • f _S
1-Lane	16-Bit Serialization	62.5	8 • f _S	f _S	16 • f _S
1-Lane	14-Bit Serialization	65	7 • f _S	f _S	14 • f _S
1-Lane	12-Bit Serialization	65	6 • f _S	f _S	12 • f _S

By default the outputs are standard LVDS levels: a 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by $\mbox{OV}_{\mbox{DD}}$ and OGND which are isolated from the A/D core power and ground.

Programmable LVDS Output Current

The default output driver current is 3.5mA. This current can be adjusted by control register A2 in serial programming mode. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA. In parallel programming mode the SCK pin can select either 3.5mA or 1.75mA.

Optional LVDS Driver Internal Termination

In most cases, using just an external 100Ω termination resistor will give excellent LVDS signal integrity. In addition, an optional internal 100Ω termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In parallel programming mode the SDO pin enables internal termination. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.

DATA FORMAT

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

Table 2. Output Codes vs Input Voltage

A _{IN} + – A _{IN} - (2V RANGE)	D13-D0 (OFFSET BINARY)	D13-D0 (2's Complement)
>1.000000V	11 1111 1111 1111	01 1111 1111 1111
+0.999878V	11 1111 1111 1111	01 1111 1111 1111
+0.999756V	11 1111 1111 1110	01 1111 1111 1110
+0.000122V	10 0000 0000 0001	00 0000 0000 0001
+0.000000V	10 0000 0000 0000	00 0000 0000 0000
-0.000122V	01 1111 1111 1111	11 1111 1111 1111
-0.000244V	01 1111 1111 1110	11 1111 1111 1110
-0.999878V	00 0000 0000 0001	10 0000 0000 0001
-1.000000V	00 0000 0000 0000	10 0000 0000 0000
≤–1.000000V	00 0000 0000 0000	10 0000 0000 0000

Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted amplitude.





The digital output is *randomized* by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the A/D, there is a test mode that forces the A/D data outputs (D13-D0) of all channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs, including DCO and FR, are disabled to save power or enable in-circuit testing. When disabled, the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire chip is powered down, resulting in 1mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on V_{REF} , REFH and REFL. For the suggested values in Figure 8, the A/D will stabilize after 2ms.

In nap mode any combination of A/D channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands a very accurate DC settling, then an additional 50µs should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by the mode control register A1 in the serial programming mode.

DEVICE PROGRAMMING MODES

The operating modes of the LTC2265-14/LTC2264-14/ LTC2263-14 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

Parallel Programming Mode

To use the parallel programming mode, PAR/SER should be tied to V_{DD} . The \overline{CS} , SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to V_{DD} or ground, or driven by 1.8V, 2.5V or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1k series resistor. Table 3 shows the modes set by \overline{CS} , SCK, SDI and SDO.

Table 3. Parallel Programming Mode Control Bits (PAR/SI	$\overline{ER} = V_{DD}$)
---	----------------------------

DESCRIPTION				
2-Lane/1-Lane Selection Bit				
0 = 2-Lane, 16-Bit Serialization Output Mode				
1 = 1-Lane, 14-Bit Serialization Output Mode				
LVDS Current Selection Bit				
0 = 3.5mA LVDS Current Mode				
1 = 1.75mA LVDS Current Mode				
Power Down Control Bit				
0 = Normal Operation				
1 = Sleep Mode				
Internal Termination Selection Bit				
0 = Internal Termination Disabled				
1 = Internal Termination Enabled				

Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{\text{SER}}$ should be tied to ground. The $\overline{\text{CS}}$, SCK, SDI and SDO pins become a serial interface that program the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.



Serial data transfer starts when \overline{CS} is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when \overline{CS} is taken high again.

The first bit of the 16-bit input word is the R/\overline{W} bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the R/W bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the R/W bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams section). During a readback command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground

Table 4. Serial Programming Mode Register Map (PAR/SER = GND) REGISTER A0: RESET REGISTER (ADDRESS 00h)

DC

with a 200Ω impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 4 shows a map of the mode control registers.

Software Reset

<u>م</u>

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

п4

n۵

n٥

D7	D6	D5	D4	D3	D2	D1	DO		
RESET	Х	Х	Х	Х	Х	Х	Х		
Bit 7	RESET	Software Reset Bit		•					
	0 = Not Used 1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC is momentarily placed in SLEEP mode. This Bit Is Automatically Set Back to Zero at the End of the SPI Write Command. The Reset Register is Write Only.								
Bits 6-0	Unused, Don't Car	e Bits.							
REGISTER A1: F	ORMAT AND POWER-	DOWN REGISTER (ADDRESS 01h)						
D7	D6	D5	D4	D3	D2	D1	D0		
DCSOFF	RAND	TWOSCOMP	SLEEP	NAP_2	Х	Х	NAP_1		
Bit 7	DCSOFF Clock Duty Cycle Stabilizer Bit 0 = Clock Duty Cycle Stabilizer On 1 1 = Clock Duty Cycle Stabilizer Off. This is Not Recommended. 1								
Bit 6	RANDData Output Randomizer Mode Control Bit0 = Data Output Randomizer Mode Off1 = Data Output Randomizer Mode On								
Bit 5	TWOSCOMP Two's Complement Mode Control Bit 0 = Offset Binary Data Format 1 = Two's Complement Data Format								
Bits 4, 3, 0	SLEEP: NAP_2: NAP_1Sleep/Nap Mode Control Bits000 = Normal Operation0X1 = Channel 1 in Nap Mode01X = Channel 2 in Nap Mode1XX = Sleep Mode. Both Channels are disabledNote: Any Combination of Channels Can Be Placed in Nap Mode.								
Bits 1, 2	Unused, Don't Car	e Bit							

ли

דס



REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

D7	D6	D5	D4	D3	D2	D1	D0
ILVDS2	ILVDS1	ILVDS0	TERMON	OUTOFF	OUTMODE2	OUTMODE1	OUTMODE0
Bits 7-5	ILVDS2: ILVDS0 LVDS Output Current Bits 000 = 3.5mA LVDS Output Driver Current 001 = 4.0mA LVDS Output Driver Current 010 = 4.5mA LVDS Output Driver Current 011 = Not Used 100 = 3.0mA LVDS Output Driver Current 101 = 2.5mA LVDS Output Driver Current 110 = 2.1mA LVDS Output Driver Current 111 = 1.75mA LVDS Output Driver Current						
Bit 4	TERMON LVDS Internal Termination Bit 0 = Internal Termination Off 1 1 = Internal Termination On. LVDS Output Driver Current is 2x the Current Set by ILVDS2:ILVDS0. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.						
Bit 3	OUTOFF Output Disable Bit 0 = Digital Outputs are enabled. 1 = Digital Outputs are disabled.						
Bits 2-0	OUTMODE2:OUTMODE0 Digital Output Mode Control Bits 000 = 2-Lanes, 16-Bit Serialization 001 = 2-Lanes, 14-Bit Serialization 010 = 2-Lanes, 12-Bit Serialization 011 = Not Used 100 = Not Used 101 = 1-Lane, 14-Bit Serialization 110 = 1-Lane, 12-Bit Serialization 111 = 1-Lane, 16-Bit Serialization						
REGISTER A3: T	EST PATTERN MSB R	EGISTER (ADDRES	S 03h)				
D7	D6	D5	D4	D3	D2	D1	D0
OUTTEST	Х	TP13	TP12	TP11	TP10	TP9	TP8
Bit 7	OUTTEST D 0 = Digital Output		attern Control Bit				

1 = Digital Output Test Pattern On

Bit 6 Unused, Don't Care Bit.

Bits 5-0 **TP13:TP8** Test Pattern Data Bits (MSB)

TP13:TP8 Set the Test Pattern for Data Bit 13 (MSB) Through Data Bit 8.

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

			(1.0.0)				
TP7	TP6	TP5	TP4	TP3	TP2	TP1	TP0
D7	D6	D5	D4	D3	D2	D1	D0

Bits 7-0 **TP7: TP0** Test Pattern Data Bits (LSB)

TP7: TP0 Set the Test Pattern for Data Bit 7 Through Data Bit 0 (LSB).



GROUNDING AND BYPASSING

The LTC2265-14/LTC2264-14/LTC2263-14 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the V_{DD}, OV_{DD}, V_{CM}, V_{REF}, REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Of particular importance is the 0.1 μ F capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the A/D, and as close to the device as possible (1.5mm or less). Size 0402 ceramic capacitors are recommended. The larger 2.2 μ F capacitor between REFH and REFL can be somewhat further away. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.


HEAT TRANSFER

Most of the heat generated by the LTC2265-14/LTC2264-14/LTC2263-14 is transferred from the die through the bottom-side Exposed Pad and package leads onto the printed circuit board. For good electrical and thermal performance, the Exposed Pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.






TYPICAL APPLICATIONS





Top Side



Inner Layer 2 GND











Inner Layer 4


TYPICAL APPLICATIONS



Inner Layer 5 Power



Bottom Side



Silkscreen Bottom

ខា

11

ဗ္ဗ


C15 _




LTC2265-14/ LTC2264-14/LTC2263-14

TYPICAL APPLICATIONS


LTC2265 Schematic



PACKAGE DESCRIPTION



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



UJ Package

NOTE:

1. DRAWING IS A JEDEC PACKAGE OUTLINE VARIATION OF (WJJD-2)

2. DRAWING NOT TO SCALE

ALL DIMENSIONS ARE IN MILLIMETERS
A. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

Universitions of exposed pad on bottom of package do Not include Mold Flash. Mold Flash, if present, shall not exceed 0.20mm on any side, if present 5. EXPOSED PAD SHALL BE SOLDER PLATED
SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE





BOTTOM VIEW-EXPOSED PAD

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
А	04/10	Revised Max Value for LTC2264-14 Sampling Frequency in Timing Characteristics	6
		Revised Descriptions and Comments in Related Parts Section	32
В	07/11	Revised Software Reset paragraph and Table 4 in Applications Information section.	24





RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
ADCs				
LTC2170-14/LTC2171-14/ LTC2172-14	14-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	162mW/202mW/311mW, 73.7dB SNR, 90dB SFDR, Serial LVDS Outputs, 7mm \times 8mm QFN-52		
LTC2170-12/LTC2171-12/ LTC2172-12	12-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	160mW/198mW/306mW, 71dB SNR, 90dB SFDR, Serial LVDS Outputs, 7mm \times 8mm QFN-52		
LTC2173-12/LTC2174-12/ LTC2175-12	12-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power	316mW/450mW/548mW, 70.4dB SNR, 85dB SFDR, Serial LVDS Outputs, 7mm \times 8mm QFN-52		
LTC2256-14/LTC2257-14/ LTC2258-14	14-Bit, 25Msps/40Msps/65Msps 1.8V ADCs, Ultralow Power	35mW/49mW/81mW, 74dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm \times 6mm QFN-40		
LTC2259-14/LTC2260-14/ LTC2261-14	14-Bit, 80Msps/105Msps/125Msps 1.8V ADCs, Ultralow Power	89mW/106mW/127mW, 73.4dB SNR, 85dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm \times 6mm QFN-40		
LTC2262-14	14-Bit, 150Msps 1.8V ADC, Ultralow Power	149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm \times 6mm QFN-40		
LTC2263-12/LTC2264-12/ LTC2265-12	12-Bit, 25Msps/40Msps/65Msps 1.8V Dual ADCs, Ultralow Power	94mW/112mW/167mW, 71dB SNR, 90dB SFDR, Serial LVDS Outputs, 6mm × 6mm QFN-40		
LTC2266-14/LTC2267-14/ LTC2268-14	14-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power	203mW/243mW/299mW, 73.1dB SNR, 88dB SFDR, Serial LVDS Outputs, 6mm \times 6mm QFN-40		
LTC2266-12/LTC2267-12/ LTC2268-12	12-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power	203mW/238mW/292mW, 70.6dB SNR, 88dB SFDR, Serial LVDS Outputs, 6mm × 6mm QFN-40		
RF Mixers/Demodulators				
LTC5517	40MHz to 900MHz Direct Conversion Quadrature Demodulator	High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator		
LTC5527	400MHz to 3.7GHz High Linearity Downconverting Mixer	24.5dBm IIP3 at 900MHz, 23.5dBm IIP3 at 1900MHz, NF = 12.5dB, 50 Ω Single-Ended RF and LO Ports, 5V Supply		
LTC5557	400MHz to 3.8GHz High Linearity Downconverting Mixer	24.7dBm IIP3 at 1950MHz, 23.7dBm IIP3 at 2.6GHz, NF = 13.2dB, 3.3V Supply Operation, Integrated Transformer		
LTC5575	800MHz to 2.7GHz Direct Conversion Quadrature Demodulator	High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer		
Amplifiers/Filters				
LTC6412	800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier	Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, 4mm \times 4mm QFN-24		
LTC6420-20	Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF	Fixed Gain 10V/V, 22nV/ $\sqrt{\text{Hz}}$ Total Input Referred Noise, 46dBm OIP3 at 100Mł 80mA Supply Current per Amplifier, 3mm \times 4mm QFN-20		
LTC6421-20	Dual Low Noise, Low Distortion Differential ADC Drivers for 140MHz IF	Fixed Gain 10V/V, 22nV/ $\sqrt{\text{Hz}}$ Total Input Referred Noise, 42dBm OIP3 at 100MH 40mA Supply Current per Amplifier, 3mm \times 4mm QFN-20		
LTC6605-7/LTC6605-10/ LTC6605-14	Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers	Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, 6mm × 3mm DFN-22		
Signal Chain Receivers				
LTM9002	14-Bit Dual Channel IF/Baseband Receiver Subsystem	Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers		



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog to Digital Converters - ADC category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP3202T-CI/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN LTC1605IG LTC2238IUH LTC1418AIG LTC1605ACG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW MCP3422A0-E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3423-E/UN MCP3422A0-E/MC AD9220AR MAX11123ATI+ MAX11212AEUB+ MAX11135ATI+ TLV1570CDW TLC3574IDWR TLC0838CDWR AD7914BRUZ-REEL7 AD977ABRZ ADC101S021CIMFX/NOPB ADC12130CIWM/NOPB MAX11213EEE+ MAX11626EEE+