## feATURES

- Regulates $\mathrm{V}_{\text {OUT }}$ Above, Below or Equal to $\mathrm{V}_{\text {IN }}$
- Wide $\mathrm{V}_{\text {IN }}$ Range: 2.4V to 25V, <1V to 25V (Using EXTV ${ }_{\text {cc }}$ Input)
- $\mathrm{V}_{\text {Out }}$ Range: 1 V to 25 V
- Adjustable Output Voltage (LTC $\left.{ }^{\circledR} 3130\right)$
- Four Selectable Fixed Output Voltages (LTC3130-1)
- 1.2 $\mu \mathrm{A}$ No-Load Input Current in Burst Mode ${ }^{\circledR}$ Operation ( $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ )
- 600 mA Output Current in Buck Mode
- Pin-Selectable 850mA/450mA Current Limit (LTC3130)
- Up to $95 \%$ Efficiency
- Pin-Selectable Burst Mode Operation
- 1.2MHz Ultralow Noise PWM Frequency
- Accurate RUN Pin Threshold
- Power Good Indicator
- Programmable Maximum Power Point Control
- $I_{0}=500 \mathrm{nA}$ in Shutdown
- Thermally-Enhanced 20 -Lead $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN and 16-Lead MSOP Packages


## APPLICATIONS

- Long-Life, Battery-Operated Instruments
- Portable Military Radios
- Low Power Sensors
- Solar Panel Post-Regulator/Charger


## DESCRIPTIOn

The LTC3130/LTC3130-1 are high efficiency, low noise, 600 mA buck-boost converters with wide $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ ranges. For high efficiency operation at light loads, Burst Mode operation can be selected, reducing the quiescent current to just $1.6 \mu \mathrm{~A}$. Converter start-up is achieved from sources as low as $7.5 \mu \mathrm{~W}$.
The LTC3130/LTC3130-1 employ an ultralow noise, 1.2MHz PWM architecture that minimizes solution footprint by allowing the use of tiny, low profile inductors and ceramic capacitors. Built-in loop compensation and soft-start reduces external parts count and simplifies the design. Features include an accurate RUN comparator threshold to allow predictable regulator turn-on and a maximum power point control (MPPC) capability that ensures maximum power extraction from non-ideal sources such as photovoltaic panels. The LTC3130-1 includes an internal voltage divider to provide four selectable fixed output voltages.
Additional features include a power good output, an external $V_{\text {CC }}$ input and thermal shutdown.
The LTC3130 and LTC3130-1 are available in thermallyenhanced 20 -lead $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN and 16 -lead MSOP packages.

[^0]
## TYPICAL APPLICATION



Efficiency vs Load


## ABSOLUTE MAXIMUM RATINGS (Notes 1,8 )

PV IN , $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ Voltage.$\qquad$EXTV'CC Voltage ........................................-0.3 to 27.5 V
BST1, BST2 Voltage ..... (SW - 0.3V) to (SW + 6V)
RUN, PGOOD Voltage ................................-0.3 to 27.5V
MODE, MPPC

$\qquad$ ..... -0.3 to 6V
VS1, VS2 Voltage (LTC3130-1) ..... 1)
-0.3 to 6V
ILIM, FB Voltage (LTC3130)

$\qquad$
-0.3 to 6V
PGOOD Sink Current ..... 12 mA
Operating Junction Temperature
Range (Notes 2, 5, 6) ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10sec) MSE ..... $300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



20-LEAD ( $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) PLASTIC QFN
$T_{J m a x}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=52^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{Jc}}=6.8^{\circ} \mathrm{C} / \mathrm{W}$ (NOTE 6) EXPOSED PAD (PIN 21) IS GND, MUST BE SOLDERED TO PCB

$T_{\text {Jmax }}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=40^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}$ (NOTE 6) EXPOSED PAD (PIN 17) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

http://www.linear.com/product/LTC3130\#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :---: | :--- | :--- |
| LTC3130EUDC\#PBF | LTC3130EUDC\#TRPBF | LGTS | $20-L e a d ~(3 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130EUDC-1\#PBF | LTC3130EUDC-1\#TRPBF | LGT | $20-$ Lead $(3 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130IUDC\#PBF | LTC313OIUDC\#TRPBF | LGTS | $20-$ Lead $(3 \mathrm{~mm} \times 4 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130IUDC-1\#PBF | LTC3130IUDC-1\#TRPBF | LGT | $20-$ Lead ( $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130EMSE\#PBF | LTC3130EMSE\#TRPBF | 3130 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130EMSE-1\#PBF | LTC3130EMSE-1\#TRPBF | 31301 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130IMSE\#PBF | LTC3130IMSE\#TRPBF | 3130 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3130IMSE-1\#PBF | LTC3130IMSE-1\#TRPBF | 31301 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2). $\mathrm{PV}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{I N}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V IN Start-Up Voltage | $\begin{aligned} & \operatorname{EXTV}_{C C}=0 \mathrm{~V} \\ & \operatorname{EXTV}_{C C}>3.15 \mathrm{~V}, \text { RUN }>1.1 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 2.30 \\ 0.6 \end{gathered}$ | $\begin{gathered} 2.40 \\ 1.0 \end{gathered}$ | V |
| Input Voltage Range | EXTV $_{\text {CC }}>3.15 \mathrm{~V}, \mathrm{RUN}>1.1 \mathrm{~V}$ | $\bullet$ | 0.6 |  | 25 | V |
| Output Voltage Adjust Range (LTC3130) |  | $\bullet$ | 1.0 |  | 25 | V |
| Feedback Voltage (LTC3130) | For External FB Resistor Applications From $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 3) | $\bullet$ | $\begin{aligned} & \hline 0.975 \\ & 0.980 \end{aligned}$ | $\begin{aligned} & 1.000 \\ & 1.000 \end{aligned}$ | $\begin{aligned} & 1.020 \\ & 1.020 \end{aligned}$ | $\begin{aligned} & \bar{V} \\ & \mathrm{~V} \end{aligned}$ |
| Feedback Input Current (LTC3130) | FB $=1.1 \mathrm{~V}$ |  |  | 0.1 | 10 | nA |
| Fixed V ${ }_{\text {OUT }}$ Voltages (LTC3130-1) | $\begin{aligned} & V S 1=V S 2=0 V \\ & \text { VS1 }=V \text { VC, } V \text { V2 }=0 \mathrm{~V} \\ & \text { VS1 }=0 \mathrm{~V}, \mathrm{VS2}=V_{C C} \\ & \text { VS1 }=V S 2=V_{C C} \end{aligned}$ |  | $\begin{gathered} 1.75 \\ 3.20 \\ 4.85 \\ 11.64 \end{gathered}$ | $\begin{gathered} 1.80 \\ 3.3 \\ 5.0 \\ 12.0 \end{gathered}$ | $\begin{aligned} & 1.85 \\ & 3.39 \\ & 5.125 \\ & 12.30 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current - Shutdown | RUN < 0.2V |  |  | 500 | 850 | nA |
| $V_{\text {IN }}$ Quiescent Current - UVLO | $0.85 \mathrm{~V}<\mathrm{RUN}<0.9 \mathrm{~V}$, EXTV $_{\text {CC }}=0 \mathrm{~V}$ |  |  | 1.4 | 2.4 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current - Burst Mode Operation (Sleeping) | $\begin{aligned} & \text { FB }>1.02 \mathrm{~V}(\text { LTC3130 }), V_{\text {OUT }}>V_{\text {REG }}(\text { LTC3130-1 }), \\ & M O D E=0 V, R U N=V_{\text {IN }}, M P P C>1.05 V \end{aligned}$ |  |  | 1.6 | 2.7 | $\mu \mathrm{A}$ |
| NMOS Switch Leakage on $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ | SW1 $=$ SW2 $=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=25 \mathrm{~V}$ |  |  | 5 | 100 | nA |
| NMOS Switch On-Resistance | $\mathrm{V}_{\text {CC }}=4 \mathrm{~V}$ |  |  | 0.35 |  | $\Omega$ |
| Inductor Average Current Limit | LTC3130-1 (Note 4), LTC3130: ILIM = V ${ }_{\text {CC }}$ (Note 4) | $\bullet$ | 660 | 850 | 1200 | mA |
|  | LTC3130: ILIM = OV (Note 4) | $\bullet$ | 250 | 450 | 650 | mA |
| Inductor Peak Current Limit | LTC3130-1 (Note 4), LTC3130: ILIM = V ${ }_{\text {CC }}$ (Note 4) | $\bullet$ | 0.9 | 1.3 | 1.7 | A |
|  | LTC3130: ILIM = 0V (Note 4) | $\bullet$ | 0.6 | 0.85 | 1.15 | A |
| Maximum Boost Duty Cycle (Percentage of Period SW2 is Low) | $\begin{aligned} & \text { LTC3130-1: } V_{\text {OUT }}<V_{\text {REG }}(\text { Note 7), } \\ & \text { LTC3130: FB }<0.975 \mathrm{~V} \text { (Note 7) } \\ & \hline \end{aligned}$ | $\bullet$ | 91 | 94 | 97 | \% |
| Minimum Duty Cycle | $\text { LTC3130-1: } \text { V OUT }>\text { V REG }_{\text {Rete 7), }}$ LTC3130: FB > 1.02V (Note 7) | $\bullet$ |  |  | 0 | \% |
| Switching Frequency |  | $\bullet$ | 1.00 | 1.20 | 1.40 | MHz |
| SW1 and SW2 Minimum Low Time | (Note 3) |  |  | 70 |  | ns |
| MPPC Reference Voltage |  | $\bullet$ | 0.95 | 1.00 | 1.05 | V |
| MPPC Input Current | MPPC $=5 \mathrm{~V}$ |  |  | 1 | 20 | nA |
| RUN Logic Threshold to Enable Reference |  | $\bullet$ | 0.2 | 0.6 | 0.85 | V |
| RUN Threshold to Enable Switching (Rising) | $\mathrm{V}_{\text {IN }}>2.4 \mathrm{~V}$ or EXTV ${ }_{\text {CC }}>3.15 \mathrm{~V}$ | $\bullet$ | 1.01 | 1.05 | 1.09 | V |
| RUN Threshold Hysteresis |  | $\bullet$ | 90 | 100 | 110 | mV |
| RUN Input Current | $\begin{aligned} & \hline \text { RUN }=25 \mathrm{~V} \\ & \text { RUN }=1 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 0.1 \end{gathered}$ | $\begin{gathered} 30 \\ 5 \end{gathered}$ | nA nA |
| ILIM Input Logic High | (LTC3130) | $\bullet$ | 1.1 |  |  | V |
| ILIM Input Logic Low | (LTC3130) | $\bullet$ |  |  | 0.35 | V |
| ILIM Input Current | (LTC3130) ILIM = 5V |  |  | 1 | 20 | nA |
| VS1, VS2 Input Logic High | (LTC3130-1) | $\bullet$ | 1.1 |  |  | V |
| VS1, VS2 Input Logic Low | (LTC3130-1) | $\bullet$ |  |  | 0.35 | V |
| VS1, VS2 Input Current | (LTC3130-1) VS1, VS2 = 5V |  |  | 1 | 20 | nA |
| MODE Input Logic High |  | $\bullet$ | 1.1 |  |  | V |
| MODE Input Logic Low |  | $\bullet$ |  |  | 0.35 | V |
| MODE Input Current | $\begin{aligned} & \text { MODE }=5 \mathrm{~V} \text { (If RUN is Low or } V_{\text {CC }} \text { is in UVLO) } \\ & \text { MODE }=5 \mathrm{~V} \text { (If Switching is Enabled) } \end{aligned}$ |  |  | $\begin{gathered} \hline 1 \\ 1.7 \end{gathered}$ | $\begin{gathered} 20 \\ 4 \end{gathered}$ | nA $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS The denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2). $\mathrm{PV}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{I N}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Soft-Start Time | For Average Inductor Current to Reach Limit |  |  | 12 |  | ms |
| $\mathrm{V}_{\text {CC }}$ Voltage | $\left(\right.$ EXTV $_{\text {CC }}$ or $\left.\mathrm{V}_{\text {IN }}\right)>4.7 \mathrm{~V}, \mathrm{RUN}>0.85 \mathrm{~V}$ |  |  | 4 |  | V |
| $\mathrm{V}_{\text {CC }}$ Voltage -- Shutdown | RUN $\leq 0.2 \mathrm{~V}$ |  |  | 3.25 |  | V |
| $\mathrm{V}_{\text {CC }}$ Dropout Voltage ( $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {CC }}$ ) | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$, Switching |  |  | 50 | 100 | mV |
| $\mathrm{V}_{\text {CC }}$ Current Limit | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}$ |  |  | 17 | 34 | mA |
| $V_{\text {CC }}$ UVLO Threshold (Rising) |  | $\bullet$ | 2.20 | 2.3 | 2.40 | V |
| $\mathrm{V}_{\text {CC }}$ UVLO Hysteresis |  |  | 100 | 120 | 135 | mV |
| EXTV ${ }_{\text {cc }}$ Enable Threshold |  | $\bullet$ | 2.85 | 3.0 | 3.15 | V |
| EXTV ${ }_{\text {CC }}$ Enable Hysteresis |  |  |  | 260 |  | mV |
| EXTV ${ }_{\text {CC }}$ Input Operating Range |  | $\bullet$ | 3.15 |  | 25 | V |
| EXTV $_{\text {CC }}$ Quiescent Current - Burst Mode Operation (Sleeping) | EXTV $_{\text {CC }}>3.15 \mathrm{~V}$, FB $>1.02 \mathrm{~V}$ (LTC3130), MPPC $>1.05 \mathrm{~V}$ $V_{\text {OUT }}>V_{\text {REG }}($ LTC3130-1), MODE $=0 \mathrm{~V}$, RUN $>1.10 \mathrm{~V}$ |  |  | 1.6 | 2.5 | $\mu \mathrm{A}$ |
| EXTV ${ }_{\text {CC }}$ Quiescent Current - Shutdown | $\mathrm{EXTV}_{\text {CC }}=5 \mathrm{~V}, \mathrm{RUN}<0.2 \mathrm{~V}$ |  |  | 400 | 750 | nA |
| EXTV $_{\text {CC }}$ Current Limit | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}$, EXTV $_{\text {CC }}=15 \mathrm{~V}$ |  |  | 32 | 68 | mA |
| $\mathrm{V}_{\text {IN }}$ Sleep Current When Powered by EXTV ${ }_{\text {CC }}$ | $\begin{aligned} & \hline \mathrm{FB}>1.02 \mathrm{~V}(\mathrm{LTC3130}), \mathrm{V}_{\text {OUT }}>\mathrm{V}_{\text {REG }}(\text { LTC3130-1 }), \\ & \text { EXTV } \mathrm{CC}>3.15 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V}, \\ & \text { RUN }>1.10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{MPPC}>1.05 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 600 |  | nA |
| $V_{\text {OUT }}$ UV Threshold | Rising | $\bullet$ | 0.35 | 0.7 | 0.95 | V |
| $\mathrm{V}_{\text {OUT }}$ UV Hysteresis |  |  |  | 55 |  | mV |
| $\mathrm{V}_{\text {OUT }}$ Quiescent Current - Shutdown |  |  |  | $\frac{\left(\mathrm{V}_{\text {OUT }}-1\right)}{27}$ | $\frac{\left(V_{\text {OUT }}\right)}{17}$ | $\mu \mathrm{A}$ |
| Vout Quiescent Current - Burst Mode Operation (Sleeping) | MODE $=0 \mathrm{~V}, \mathrm{FB}>1.02 \mathrm{~V}, \mathrm{MPPC}>1.05 \mathrm{~V}$ |  |  | $\frac{\left(\mathrm{V}_{\text {OUT }}-1\right)}{27}$ | $\frac{\left(\mathrm{V}_{\text {OUT }}\right)}{17}$ | $\mu \mathrm{A}$ |
| PGOOD Threshold, Rising | Referenced to Programmed V 0 UT Voltage |  | -7.0 | -5.0 | -3.0 | \% |
| PGOOD Hysteresis | Referenced to Programmed $\mathrm{V}_{\text {OUT }}$ Voltage |  |  | 2.5 |  | \% |
| PGOOD Voltage Low | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  | 165 | 250 | mV |
| PGOOD Leakage | PGOOD $=25 \mathrm{~V}$ |  |  | 1 | 50 | nA |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3130/LTC3130-1 is tested under pulsed load conditions such that $\mathrm{T}_{\mathrm{J}} \approx \mathrm{T}_{\mathrm{A}}$. The LTC3130E/LTC3130E-1 is guaranteed to meet specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3130I/LTC31301-1 is guaranteed over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The junction temperature $\left(T_{J}\right)$ is calculated from the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ according to the formula:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}{ }^{\circ} \mathrm{C} / \mathrm{W}\right),
$$

where $\theta_{\mathrm{JA}}$ is the package thermal impedance. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated thermal package thermal resistance and other environmental factors.

Note 3: Specification is guaranteed by design and not $100 \%$ tested in production.
Note 4: Current measurements are made when the output is not switching.
Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $165^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.
Note 6: Failure to solder the exposed backside of the package to the PC board ground plane will result in a much higher thermal resistance.
Note 7: Switching time measurements are made in an open-loop test configuration. Timing in the application may vary somewhat from these values due to differences in the switch pin voltage during non-overlap durations when switch pin voltage is influenced by the magnitude and duration of the inductor current.
Note 8: Voltage transients on the switch pin(s) beyond the DC limits specified in the Absolute Maximum Ratings are non-disruptive to normal operation when using good layout practices as described elsewhere in the data sheet and application notes and as seen on the product demo board.

## LTC3130/LTC3130-1

TYPICAL PERFORMARCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless otherwise noted.


Efficiency, $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$, PWM Mode


Efficiency, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, PWM Mode


Efficiency, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, Burst Mode Operation (LTC3130-1)


Power Loss, $\mathrm{V}_{\text {OUt }}=3.3 \mathrm{~V}$, Burst Mode Operation (LTC3130-1)


Efficiency, $\mathrm{V}_{0 U T}=5 \mathrm{~V}$, PWM Mode


Power Loss, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, Burst Mode Operation (LTC3130-1)


Efficiency, $\mathrm{V}_{\text {out }}=5 \mathrm{~V}$, Burst Mode Operation (LTC3130-1)


## LTC3130/LTC3130-1

TYPICAL PERFORMANCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless onemivise noed.


Efficiency, $\mathrm{V}_{\text {OUT }}=8 \mathrm{~V}$,
PWM Mode (LTC3130)



Burst Mode OPERATION: PWM:

| $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | $\cdots \cdots . . V_{\text {IN }}=3.6 \mathrm{~V}$ |
| :---: | :---: |
| - $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | --- $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ |
| - $\mathrm{V}_{\text {IV }}=12 \mathrm{~V}$ | -- $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ | $\cdots \cdot-V_{\text {IN }}=24 \mathrm{~V}$ |



Efficiency, $\mathrm{V}_{\text {Out }}=8 \mathrm{~V}$, Burst Mode
Operation (LTC3130)


Power Loss, $\mathrm{V}_{\text {OUT }}=15 \mathrm{~V}$, Burst Mode Operation (LTC3130)


Power Loss, $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$, Burst Mode Operation (LTC3130-1)


Power Loss, $\mathrm{V}_{\text {Out }}=8 \mathrm{~V}$, Burst Mode Operation (LTC3130)


Efficiency, $\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}$
(LTC3130)


Burst Mode OPERATION: PWM: ${ }^{3130 G 18}$

| $-=V_{\text {IN }}=5 \mathrm{~V}$ | $==V_{\text {IN }}=5 \mathrm{~V}$ |
| :--- | :--- |
| $--V_{\text {IN }}=12 \mathrm{~V}$ | $\cdots \cdots \cdot V_{\text {IN }}=12 \mathrm{~V}$ |
| $-=-V_{\text {IN }}=24 \mathrm{~V}$ | $=-=V_{\text {INI }}=24 \mathrm{~V}$ |

## LTC3130/LTC3130-1

TYPICAL PERFORMANCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Power Loss, $\mathrm{V}_{\text {out }}=24 \mathrm{~V}$ Burst Mode Operation (LTC3130)

$V_{\text {IN }}$ UVLO Current
vs $\mathrm{V}_{\text {IN }}(0.85 \mathrm{~V} \leq \operatorname{RUN} \leq 1.01 \mathrm{~V}$, EXTV $_{\text {CC }}=0 \mathrm{~V}$ )


No-Load Input Current in Fixed Frequency vs $V_{\text {IN }}$ and $V_{\text {OUT }}$ (MODE = $\mathrm{V}_{\mathrm{CC}}$ )


Maximum Output Current vs $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$


No-Load Input Current in Burst Mode Operation vs $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ (LTC3130, MODE = OV)


Burst Mode Operation, Load Current Threshold vs $\mathrm{V}_{\mathbb{N}}$ and $\mathrm{V}_{\text {OUT }}(\mathrm{MODE}=\mathrm{OV})$

$V_{\text {IN }}$ Shutdown Current vs
$V_{\text {IN }}\left(R U N=O V\right.$, EXTV $\left._{\text {CC }}=O V\right)$


No-Load Input Current in Burst Mode Operation vs $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ (LTC3130-1, MODE = OV)


Average Inductor Current Limit vs MPPC Voltage


## LTC3130/LTC3130-1

TYPICAL PERFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## LTC3130/LTC3130-1

TYPICAL PGRFORMAOCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless otherwise noted.


Burst Mode Operation Waveforms


$$
\begin{aligned}
& I_{\text {LOAD }}=10 \mathrm{~mA} \\
& \text { COUT }=22 \mu \mathrm{~F}
\end{aligned}
$$

Start-Up Sequence When Raising RUN Pin ( $V_{I N}=12 \mathrm{~V}$ )


Fixed Frequency PWM
Waveforms (Boost Region)


PWM to Burst Mode Operation Transition

$V_{\text {cc }}$ Response to a Step on EXTV $_{\text {CC }}\left(V_{\text {IN }}>4 V\right)$


Fixed Frequency Output Voltage Ripple

$12 \mathrm{~V}_{\text {IN }}, 5 \mathrm{~V}_{\text {OUT }}$,
$l_{\text {LOAD }}=0.5 \mathrm{~A}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}$

$C_{\text {OUT }}=22 \mu \mathrm{~F}$
$V_{\text {cc }}$ Response to a Step on EXTV $_{\text {CC }}\left(V_{\text {IN }}=3 V\right)$


## LTC3130/LTC3130-1

TYPICAL PERFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


MPPC Response to an Overload
( $V_{\text {MPPC }}$ Set to 5 V at $\mathrm{V}_{\text {IN }}$ )

$V_{O C}=9 \mathrm{~V}$
$V_{\text {OUT }}=12 \mathrm{~V}$
$R_{\text {IN }}=20 \Omega$
$\mathrm{C}_{\text {IN }}=33 \mu \mathrm{~F}$
$V_{\text {IN }}$ Line Step Response in Fixed Frequency


Output Voltage Short-Circuit Waveforms

$\mathrm{V}_{\text {IN }}$ Line Step Response in Burst Mode Operation


## PIn fUnCTIOnS (aFNMSOP)

BST1 (Pin 1/Pin 2): Boot-Strapped Floating Supply for High Side NMOS Gate Drive. Connect to SW1 through a $22 n \mathrm{n}$ capacitor, as close to the part as possible.
$\mathrm{PV}_{\text {IN }}$ (Pin 2/Pin 4): Power Input for the Buck-Boost Converter. A 4.7 $\mu \mathrm{F}$ or larger bypass capacitor should be connected between this pin and the ground plane. The capacitor should be located as close to the IC as possible. When powered through long leads or from a high ESR source, a larger bulk input capacitor (typically 47 HF or larger) may be required.
$\mathrm{V}_{\text {IN }}$ (Pin 3/Pin 5): Input Voltage for the $\mathrm{V}_{\text {CC }}$ Regulator. Connect a minimum of $1 \mu \mathrm{~F}$ ceramic decoupling capacitor from this pin to the ground plane.
RUN (Pin 4/Pin 6): Input to the Run Comparator. Raising this pin above 1.05 V enables the converter. Pull this pin above 0.6 V (typical) to put the converter in "standby mode", where the internal reference will be enabled, but the part will not be switching. Connecting this pin to a resistor divider from $\mathrm{V}_{\text {IN }}$ to ground allows programming an accurate $\mathrm{V}_{\text {IN }}$ start threshold. To enable the converter all the time, tie RUN to $\mathrm{V}_{\text {IN }}$. See the Operation section of this data sheet for more guidance.
$\mathrm{V}_{\text {cc }}$ (Pin 5/Pin 7): Output Voltage of the Internal 4V Voltage Regulator. This is the supply pin for the internal circuitry. Bypass this output with a minimum of 4.7 HF ceramic capacitor. This internal regulator is powered by $\mathrm{V}_{\text {IN }}$ or EXTV $_{\text {cc }}$. Note that $\mathrm{V}_{\text {cc }}$ should not be back-driven.
$V_{C C}$ can be used to power external circuitry as long as the peak load current doesn't exceed 2 mA . Note that this added load will increase the minimum required operating $\mathrm{V}_{\text {IN }}$ voltage by up to 60 mV .
NC (Pin 17, QFN Only): Unused. This pin should be grounded.
MPPC (Pin 6/Pin 8): Maximum Power Point Control Programming Input. Connect this pin to a resistor divider from $\mathrm{V}_{\mathbb{I N}}$ to ground to enable MPPC functionality. If the
divider voltage drops below 1.0 V (typical), the inductor current will be reduced to servo $\mathrm{V}_{\text {IN }}$ to the programmed minimum voltage, as set by the divider. Note that this pin is very noise sensitive, therefore minimize trace length and stray capacitance. Refer to the Applications Information section of this data sheet for more detail on programming the MPPC. If this function is not needed, tie the pin to $\mathrm{V}_{\mathrm{C}}$.
GND (Pins 7-8, Exposed Pad Pin 21/Pin 1, Exposed Pad Pin 17): Ground. Provide a short direct PCB path between GND and the ground plane thatthe exposed pad is soldered to. The exposed pad must be soldered to the PCB ground plane. It serves as a power ground connection, and as a means of conducting heat away from the die.
FB (Pin 9/Pin 9 (LTC3130)): Feedback input to the error amplifier. Connecttoa resistor dividerfrom $V_{\text {Out }}$ to ground. The output voltage can be adjusted from 1.0 V to 25 V by:

$$
V_{\text {OUT }}=1.00 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \quad \text { (Refer to Figure 2) }
$$

Note that this pin is very noise sensitive, therefore minimize trace length and stray capacitance. Please refer to the Applications Information section ofthis data sheetformore detail on setting the FB voltage divider, and the optional use of an optional feed-forward capacitor.
VS2 (Pin 9/Pin 9 (LTC3130-1)): Output Voltage Select Pin. Connect this pin to ground or $\mathrm{V}_{\mathrm{cc}}$ to program the output voltage (see Table 1). This pin can also be dynamically driven by any logic signal that satisfies the specified thresholds.
ILIM (Pin 10/Pin 10 (LTC3130)): Programming pin to select between 250 mA or 660 mA average minimum inductor current limit. Please see the Maximum Output Current curve in the Typical Performance Characteristics section.

ILIM = Low (ground): Sets the average inductor current limit to 250 mA (minimum) for low current applications
ILIM $=$ High (tie to $\mathrm{V}_{\text {CC }}$ ): Sets the average inductor current limit to 660 mA (minimum)
This pin can also be dynamically driven by any logic signal that satisfies the specified thresholds.

## PIC fUnctions (afymsop)

VS1 (Pin 10/Pin 10 (LTC3130-1)): Output Voltage Select Pin. Connect this pin to ground or $\mathrm{V}_{\text {CC }}$ to program the output voltage (see Table 1). This pin can also be dynamically driven by any logic signal that satisfies the specified thresholds.

Table 1. V ${ }_{\text {OUT }}$ Program Settings for the LTC3130-1

| VS2 | VS1 | $V_{\text {OUT }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1.8 V |
| 0 | $V_{C C}$ | 3.3 V |
| $V_{C C}$ | 0 | 5.0 V |
| $V_{C C}$ | $V_{C C}$ | 12 V |

MODE (Pin 11/Pin 11): Mode Select Pin.
MODE = Low (ground): Enables automatic Burst Mode operation
MODE = High (tie to $V_{C C}$ ): Fixed frequency PWM operation

This pin can also be dynamically driven by any logic signal that satisfies the specified thresholds. There is an internal $3 \mathrm{M} \Omega$ pull-down resistor connected to MODE once switching is enabled, to prevent it from floating.

EXTV $_{\text {CC }}$ (Pin 12/Pin 12): Second Input to the Internal $V_{C C}$ Regulator. This pin can be tied to $V_{\text {OUT }}$ or another voltage between 3 V and 25 V . If this input is used, it will power the IC, reducing the quiescent current draw on $\mathrm{V}_{\text {IN }}$ in buck applications and allowing the converter to operate from a $\mathrm{V}_{\text {IN }}$ voltage down to 1 V or less. A $4.7 \mu \mathrm{~F}$ decoupling capacitor is recommended on this pin unless it is tied directly to the $\mathrm{V}_{\text {OUT }}$ decoupling capacitor. If not used, this pin should be grounded.

PGOOD (Pin 13/Pin 13): Open-drain output that pulls to ground when FB (LTC3130) or V OUT $^{\text {(LTC3130-1) drops }}$ too far below its regulated voltage. Connect a pull-up resistor from this pin to a positive supply. Note that if a supply voltage is present on $\mathrm{V}_{\text {IN }}$ or $\mathrm{EXTV}_{\text {CC }}$, this pin will be forced low in shutdown or UVLO.
$V_{\text {OUT }}$ (Pin 14/Pin 14): Output Voltage of the Converter. Connect a minimum value of $4.7 \mu \mathrm{~F}$ ceramic capacitor from this pin to the ground plane. See the Applications Information section of this data sheet for guidance.
BST2 (Pin 16/Pin 15): Boot-Strapped Floating Supply for High Side NMOS Gate Drive. Connect to SW2 through a $22 n \mathrm{nF}$ capacitor, as close to the part as possible.

SW2 (Pin 15/Pin 16): Switch Pin. Connect to the other side of the inductor. Keep PCB trace lengths as short and wide as possible to reduce EMI and parasitic resistance.

PGND (Pins 18-19)/(Pin 1): PowerGround. Provide a short direct PCB path between PGND and the ground plane.
SW1 (Pin 20/Pin 3): Switch Pin. Connect to one side of the inductor. Keep PCB trace lengths as short and wide as possible to reduce EMI and parasitic resistance.

## LTC3130 BLOCK DIAGRAM



## LTC3130/LTC3130-1

## LTC3130-1 BLOCK DIAGRAM



## operation

## introduction

The LTC3130/LTC3130-1 are 1.6 1 A quiescent current, monolithic, current mode, buck-boost DC/DC converters that can operate over a wide input voltage range of 0.6 V (2.4V to start) to 25 V and provide up to 600 mA to the load. The LTC3130 has a FB pin for programming $\mathrm{V}_{\text {OUT }}$ anywhere from 1 V to 25 V , while the LTC3130-1 features four fixed, user-selectable output voltages which can be selected using the two digital programming pins. Internal, low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{N}$-channel power switches reduce solution complexity and maximize efficiency. A proprietary switch control algorithm allows the buck-boost converter to maintain output voltage regulation with input voltages that are above, below or equal to the output voltage. Transitions between the step-up or step-down operating modes are seamless and free of transients and sub-harmonic switching, making this product ideal for noise sensitive applications. The LTC3130/LTC3130-1 operate at a fixed nominal switching frequency of 1.2 MHz , which provides an ideal trade-off between small solution size and high efficiency. Current mode control provides inherent input line voltage rejection, simplified compensation and rapid response to load transients.

Burst Mode capability is included in the LTC3130/ LTC3130-1 and is user-selected via the MODE pin. In Burst Mode operation, exceptional light-load efficiency is achieved by operating the converter only when necessary to maintain voltage regulation. The Burst Mode quiescent current is a miserly $1.6 \mu \mathrm{~A}$. When Burst Mode operation is selected, the converter automatically switches to fixed frequency PWM mode at higher loads. (Please refer to the Typical Performance Characteristic curves for the mode transition point at different input and output voltages.) If the application requires extremely low noise under all load conditions, continuous PWM operation can also be selected via the MODE pin by pulling it high.
A MPPC (maximum power point control) function is also provided that prevents the converter from pulling enough current to drop $V_{\text {IN }}$ below a user-programmed threshold under load. This servos the input voltage of the converter to a programmable point for maximum power extraction when operating from various non-ideal power sources such as photovoltaic cells.

The LTC3130/LTC3130-1 also feature an accurate RUN comparator threshold with hysteresis, allowing the buck/boost DC/DC converter to turn on and off at userprogrammed $\mathrm{V}_{\text {IN }}$ voltage thresholds. With a wide voltage range, $1.6 \mu \mathrm{~A}$ Burst Mode current and programmable RUN and MPPC pins, these highly integrated monolithic converters are well suited for many diverse applications.

## PWM MODE OPERATION

If the MODE pin is high (or if the load current on the converter is high enough to command PWM mode operation with MODE low), the LTC3130/LTC3130-1 operate in a fixed 1.2MHz PWM mode using an internally compensated average current mode control loop. PWM mode minimizes output voltage ripple and yields a low noise switching frequency spectrum. A proprietary switching algorithm provides seamless transitions between operating modes and eliminates discontinuities in the average inductor current, inductor ripple current and loop transfer function throughout all modes of operation. These advantages result in increased efficiency, improved loop stability and lower output voltage ripple in comparison to the traditional buck-boost converter.

Figure 1 shows the topology of the power stage which is comprised of four N-channel DMOS switches and their associated gate drivers. In PWM mode operation both switch pins transition on every cycle independent of the input and output voltages. In response to the internal control loop command, an internal pulse width modulator generates the appropriate switch duty cycle to maintain regulation of the output voltage.


Figure 1. Power Stage Schematic

## LTC3130/LTC3130-1

## OPERATION

When stepping down from a high input voltage to a lower output voltage, the converter operates in buck mode and switch D remains on for the entire switching cycle except for the minimum switch low duration (typically 70ns). During the switch low duration, switch C is turned on which forces SW2 low and charges the flying capacitor, $\mathrm{C}_{\mathrm{BST}}$. This ensures that the switch D gate driver power supply rail on BST2 is maintained. The duty cycle of switches A and $B$ are adjusted to maintain output voltage regulation in buck mode.

If the input voltage is lower than the output voltage, the converter operates in boost mode. Switch A remains on for the entire switching cycle except for the minimum switch low duration (typically 70ns). During the switch low duration, switch B is turned on which forces SW1 low and charges the flying capacitor, $\mathrm{C}_{\mathrm{BST1}}$. This ensures that the switch A gate driver power supply rail on BST1 is maintained. The duty cycle of switches C and D are adjusted to maintain output voltage regulation in boost mode.

## Oscillator

The LTC3130/LTC3130-1 operate from an internal oscillator with a nominal fixed frequency of 1.2 MHz . This allows the DC/DC converter efficiency to be maximized while still using small external components.

## Current Mode Control

The LTC3130/LTC3130-1 utilizes average current mode control for the pulse width modulator. Current mode control, both average and the better known peak method, enjoy some benefits compared to other control methods including: simplified loop compensation, rapid response to load transients and inherent line voltage rejection.
Referring to the Block Diagrams, a high gain, internally compensated transconductance voltage error amplifier monitors $\mathrm{V}_{\text {OUT }}$ through a voltage divider connected to the FB pin (LTC3130) or via the internal Vout voltage divider (LTC3130-1). The error amplifier output is used by the current mode control loop to command the appropriate inductor current level. The inverting input of the internally compensated average current amplifier is connected to the inductor current sense circuit. The average current amplifier's output is compared to the oscillator ramps,
and the comparator outputs are used to control the duty cycle of the switch pins on a cycle-by-cycle basis.
The voltage error amplifier makes adjustments to the current command as necessary to maintain $\mathrm{V}_{\text {OUT }}$ in regulation. The voltage error amplifier therefore controls the outer voltage regulation loop. The average current amplifier makes adjustments to the inductor current as directed by the voltage error amplifier, and is commonly referred to as the inner current loop amplifier.

The average current mode control technique is similar to peak current mode control except that the average current amplifier, by virtue of its configuration as an integrator, controls average current instead of the peak current. This difference eliminates the peak to average current error inherent to peak current mode control, while maintaining most of the advantages inherent to peak current mode control.

The compensation components required to ensure proper operation have been carefully selected and are integrated within the LTC3130/LTC3130-1.

## Inductor Current Sense and Maximum Average Output Current

As part of the current control loop required for current mode control, the LTC3130/LTC3130-1 include a pair of current sensing circuits that measure the buck-boost converter inductor current.

The voltage error amplifier output $\left(\mathrm{V}_{\mathrm{C}}\right)$ is internally clamped to an accurate threshold. Since the average inductor current is proportional to $V_{C}$, the clamp level sets the maximum average inductor current that can be programmed by the inner current loop. Taking into account the current sense amplifier's gain, the maximum average inductor current is approximately 850 mA typical ( 660 mA minimum, assuming the ILIM pin is pulled high for the LTC3130). In buck mode, the output current is approximately equal to $90 \%$ of the inductor current $I_{L}$ (due to the forced low time of the B and C switches, where no current is delivered to the output):

$$
\mathrm{I}_{\text {OUT(BUCK) }} \approx 0.9 \bullet \mathrm{I}_{\mathrm{L}}
$$

## OPERATION

In boost mode, the output current is related to average inductor current and duty cycle by:

$$
\mathrm{I}_{\text {OUT(BOOST) }} \approx \mathrm{I}_{\mathrm{L}} \cdot\left(\frac{\mathrm{~V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}}\right) \cdot \eta
$$

Since the output current in boost mode is reduced by the step-up ratio of $\mathrm{V}_{\text {IN }} / V_{\text {OUT }}$, the output current rating in buck mode is always greater than in boost mode. Also, because boost mode operation requires a higher inductor current for a given output current compared to buck mode, the efficiency $(\eta)$ in boost mode will generally be lower due to higher $\mathrm{I}_{\mathrm{L}}{ }^{2} \bullet \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Iosses in the power switches. This will further reduce the output current capability in boost mode. In either operating mode, however, the inductor peak-to-peak ripple current does not play a major role in determining the output current capability, unlike peak current mode control.

The LTC3130/LTC3130-1 measure and control average inductor current, and therefore, the inductor ripple current magnitude has little effect on the maximum current capability (in contrast to an equivalent peak current mode converter). Under most conditions in buck mode, the LTC3130/LTC3130-1 are capable of providing a minimum of 600 mA to the load. Refer to the Typical Performance Characteristics section for more details. In boost mode, as described previously, the output current capability is related to the boost ratio. For example, for a $5 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ to 15 V output application, the LTC3130/LTC3130-1 can provide up to 150 mA typical to the Ioad. Refer to the Typical Performance Characteristics section for more detail on output current capability.

## Programming $\mathrm{V}_{\text {OUT }}$ (LTC3130)

The output voltage of the LTC3130 is programmed using an external resistor divider from $\mathrm{V}_{\text {OUT }}$ to ground with the divider tap connected to the FB pin, as shown in Figure 2, according to the equation:

$$
\left.\mathrm{V}_{\text {OUT }}=1.00 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \quad \text { (Refer to Figure } 2\right)
$$

The output voltage can be set anywhere from 1.0 V to 25 V . An optional feed-forward capacitor can be added in parallel with R1 (as shown in Figure 2) to reduce Burst Mode ripple and improve transient response of the voltage loop. The typical feed-forward capacitor value can be calculated by:

$$
\mathrm{C}_{\mathrm{FF}}(\mathrm{pF})=\frac{40}{\mathrm{R} 1(\mathrm{Meg})}
$$

In some applications, where the voltage-loop bandwidth is high, it may prove beneficial to add a resistor in series with the feed-forward capacitor to limit the high frequency gain. The value isn't critical, and resistor values of


Figure 2. Vout Feedback Divider (Showing Optional Feed-Forward Capacitor)
approximately $\mathrm{R} 1 / 20$ are generally recommended.

## $V_{\text {OUT }}$ Programming Pins (LTC3130-1)

The LTC3130-1 has a precision internal voltage divider on $V_{\text {OUT }}$, eliminating the need for high value external feedback resistors. This not only eliminates two external components, it minimizes no-load quiescent current by using very high resistance values that would not be practical when used externally due to the effects of noise and board leakages that would cause $\mathrm{V}_{\text {OUT }}$ regulation errors. The tap point on this divider is digitally selected by using the VS1 and VS2 pins to program one of four fixed output voltages.

The VS1 and VS2 pins can be grounded or connected to $V_{C C}$ to select the desired output voltage, according to Table 1. They can also be driven dynamically from external logic signals, as long as the pin's specified logic levels are satisfied and the absolute maximum ratings for the pins are not exceeded.

## operation

Note that driving VS1 or VS2 to a logic high that is below the $\mathrm{V}_{\text {CC }}$ voltage can result in an increase of up to $1 \mu \mathrm{~A}$ of current draw from V ${ }_{\text {CC }}$ per VS pin. This does not occur in shutdown or if $\mathrm{V}_{\text {CC }}$ is below its UVLO threshold, in which case these inputs are disabled and will not cause any extra current draw.

Table 1. VOUT Program Settings for the LTC3130-1

| VS2 | VS1 | $\mathbf{V}_{\text {OUT }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1.8 V |
| 0 | $V_{C C}$ | 3.3 V |
| $V_{C C}$ | 0 | 5.0 V |
| $V_{C C}$ | $V_{C C}$ | 12 V |

## Programming the ILIM Threshold (LTC3130 only)

The LTC3130 has two average current limit settings, which are set by the ILIM pin. If ILIM is pulled high (tied to $V_{C C}$ ), the average inductor current limit will be set to 660 mA (minimum). If the ILIM pin is pulled low (tied to ground), the average inductor current limit will be reduced to 250 mA (minimum). This setting can be used in low power applications to reduce the maximum current draw from sources that may suffer excessive voltage drop at the full 600 mA current limit setting, or to simply reduce the maximum output current.

## $V_{\text {OUT }}$ Undervoltage and Foldback Current Limit

The LTC3130/LTC3130-1 include a foldback current limit feature to reduce power dissipation into a shorted output. When $\mathrm{V}_{\text {OUT }}$ is less than 0.7 V (typical), the average current limit is reduced to about half of its normal value. In the case of the LTC3130 with the ILIM pin set low, the average inductor current limit has already been cut in half and will not be further reduced during undervoltage.

## Overload Peak Current Limit

The LTC3130/LTC3130-1 also have peak overload current (IPEAK) and zero current (IzERO) comparators. The I IPEAK current comparator turns off switch A for the remainder of the switching cycle if the inductor current exceeds the maximum threshold of 1.3 A (typical). An inductor current
level of this magnitude may occur during a fault, such as an output short circuit, or possibly for a few cycles during large load or input voltage transients. Note that it may also occur if there is excessive inductor ripple current (or inductor saturation) due to an improperly sized inductor.
Note that if a peak current limit is reached while $V_{\text {OUT }}$ is also less than 0.7 V typical (which would be indicative of a shorted output), a soft-start cycle will be triggered.

## Izero Comparator

The LTC3130/LTC3130-1 feature near discontinuous inductor current operation at light output loads by virtue of the I Zero comparator circuit. By limiting the reverse current magnitude in PWM mode, a balance between low noise operation and improved efficiency at light loads is achieved. The I IERO threshold is set near the zero current level in PWM mode, and as a result the reverse current magnitude will be a function of inductance value and output voltage due to the comparator's propagation delay. In general, higher output voltages and lower inductor values will result in increased peak reverse current.

In automatic Burst Mode operation (MODE pin Iow), the I Zero threshold is increased so that reverse inductor current does not normally occur. This maximizes efficiency at light loads.

Note that reverse current is also inhibited during softstart (regardless of the MODE pin setting) to prevent $\mathrm{V}_{\text {OUT }}$ discharge when starting up into pre-biased outputs.

## Burst Mode OPERATION

When the MODE pin is held low, the LTC3130/LTC3130-1 are configured for automatic Burst Mode operation. As a result, the buck-boost DC/DC converter will operate with normal continuous PWM switching above a predetermined minimum output load and will automatically transition to power saving Burst Mode operation below this output load level. Refer to the Typical Performance Characteristics section of this data sheet to determine the Burst Mode transition threshold for various combinations of $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$.

## OPERATION

If MODE is low, at light output loads, the LTC3130/ LTC3130-1 go into a standby or sleep state when the output voltage achieves its nominal regulation level. The sleep state halts PWM switching and powers down all non-essential functions of the IC, significantly reducing the quiescent current of the converter to just $1.6 \mu$ A typical. This greatly improves overall power conversion efficiency when the output load is light. Since the converter is not operating in sleep, the output voltage will slowly decay at a rate determined by the output load current and the output capacitor value. When the output voltage has decayed by a small amount, the LTC3130/LTC3130-1 wake and resume normal PWM switching operation until the voltage on $\mathrm{V}_{\text {OUT }}$ is restored to the previous level. If the load is very light, the converter may only need to switch for a few cycles to restore $\mathrm{V}_{\text {OUt }}$ and may sleep for extended periods of time, significantly improving efficiency. If the load is suddenly increased above the burst transition threshold, the part will automatically resume continuous PWM operation until the load is once again reduced.
Note that Burst Mode operation is inhibited until soft-start is done, the MPPC pin is greater than 1.05 V and $\mathrm{V}_{\text {OUT }}$ has reached $95 \%$ of regulation.

## Soft-Start

The LTC3130/LTC3130-1 soft-start circuit minimizes input current transients and output voltage overshoot on initial power up. The required timing components for soft-start are internal to the IC and produce a nominal average current limit soft-start duration of approximately 12 ms . The internal soft-start circuit slowly ramps the error amplifier output. In doing so, the maximum average inductorcurrent is also slowly increased, starting from zero. Soft-start is reset ifthe RUN pin drops below the accurate runthreshold, $V_{\text {CC }}$ drops below its UVLO threshold, a thermal shutdown occurs, or a peak current limit occurs while $\mathrm{V}_{\text {OUt }}$ is less than 0.7 V typical.
Note that because the average current limit is being softstarted, the $\mathrm{V}_{\text {OUT }}$ rise time will be load dependent, and is typically less that 12 ms .

## $V_{\text {CC }}$ Regulator and EXTV ${ }_{\text {CC }}$ Input

An internal low dropout regulator (LDO) generates a nominal $4 V V_{\text {CC }}$ rail from $V_{\text {IN }}$, or from EXTV ${ }_{C C}$ if a valid EXTV ${ }_{C C}$ voltage is present. The $V_{C C}$ rail powers the internal control circuitry and the gate drivers of the LTC3130/LTC3130-1. The $V_{\text {CC }}$ regulator is enabled even in shutdown, but will regulate to a lower voltage. The $V_{C C}$ regulator includes current-limit protection to safeguard against accidental short-circuiting of the $V_{C C}$ rail. $V_{C C}$ should be decoupled with a $4.7 \mu \mathrm{~F}$ ceramic capacitor located close to the IC.
During start-up, the IC will choose the higher of $\mathrm{V}_{\text {IN }}$ or EXTV ${ }_{\text {CC }}$ to generate $\mathrm{V}_{\text {CC }}$. Once $\mathrm{V}_{\text {CC }}$ is above its rising UVLO threshold, EXTV ${ }_{C C}$ will continue to be used if it is above 3.0 V typical, otherwise $\mathrm{V}_{\text {IN }}$ will be used. This allows startup from low $\mathrm{V}_{\text {IN }}$ sources (in applications where a valid EXTV ${ }_{\text {CC }}$ voltage is present), while minimizing LDO power dissipation after start-up in applications where $\mathrm{V}_{\text {IN }}$ may be much higher than $\mathrm{V}_{\mathrm{CC}}$.
Use of the EXTV ${ }_{\text {CC }}$ input allows the converter to operate from $V_{I N}$ voltages less than 1 V , as long as EXTV ${ }_{\text {CC }}$ is held in its operating range of 3.0 V minimum and 25 V maximum. If $\mathrm{EXTV}_{\text {CC }}$ is tied to $\mathrm{V}_{\text {OUT }}$ in buck applications, it will also reduce the input current drawn from $\mathrm{V}_{\text {IN }}$, thereby increasing converter efficiency, especially at light loads.
If an independent source, such as a battery or another supply rail, is used to power EXTV ${ }_{C C}$, then the IC can start up and operate at any input voltage, from 25 V down to (theoretically) OV (assuming the RUN pin is held above 1.05 V ). In practice, the minimum $\mathrm{V}_{\text {IN }}$ voltage capability will be application specific, determined by the required output voltage and output current of the converter. Due to the rapid drop in efficiency at very low input voltages, the practical $\mathrm{V}_{\text {IN }}$ limit is usually around 0.6 V , assuming a low resistance source, and that the step-up ratio to $\mathrm{V}_{\text {OUT }}$ doesn't become duty cycle limited. Refer to the Typical Performance Characteristic curves for the output voltage and current capability versus $\mathrm{V}_{\text {IN }}$.
If not used, EXTV ${ }_{\text {CC }}$ should be grounded.

## operation

## Undervoltage Lockout (UVLO)

The $V_{C C}$ UVLO has a falling voltage threshold of 2.175 V (typical). If the $\mathrm{V}_{C C}$ voltage falls below this threshold, IC operation is disabled until $\mathrm{V}_{\text {cc }}$ rises above 2.30 V (typical).

Therefore, if a valid voltage source is not present on EXTV $_{\text {CC }}$, the minimum $\mathrm{V}_{\text {IN }}$ for the part to start up is 2.30 V (typical).
Note that until $\mathrm{V}_{\mathrm{CC}}$ is above the UVLO threshold, the part will remain in a low quiescent current state ( $1.4 \mu \mathrm{~A}$ typical). This facilitates start-up from very weak sources.

## RUN Pin Comparator

When RUN is driven above its logic threshold (0.6V typical ), the internal voltage reference and the PGOOD circuit are enabled (assuming $\mathrm{V}_{C C}$ is above 2.30 V typical). If the voltage on RUN is increased further so that it exceeds the RUN comparator's accurate rising threshold (1.05V typical), all functions of the buck-boost converter will be enabled and a start-up sequence will ensue. The RUN pin comparator has 100 mV of hysteresis, so operation will be inhibited if the pin drops below 0.95 V .

Therefore, with the addition of an optional resistor divider as shown in Figure 3, the RUN pin can be used to establish user-programmable turn-on and turn-off (UVLO) thresholds. This feature can be utilized to minimize battery drain below a programmed input voltage, or to operate the converter in a hiccup mode from very low current sources.


Figure 3. Accurate RUN Pin Comparator

If RUN is brought below the accurate comparator falling threshold, the buck-boost converter will inhibit switching, but the $V_{C C}$ regulator and control circuitry will remain powered. In this state, the typical $\mathrm{V}_{\mathrm{IN}}$ quiescent current is only $1.4 \mu \mathrm{~A}$, in order to completely shut down the IC and reduce the $\mathrm{V}_{\text {IN }}$ current to 500 nA (typical), it is necessary to ensure that RUN is brought below its minimum low logic threshold of 0.2 V .

RUN can be tied directly to $\mathrm{V}_{\text {IN }}$ to continuously enable the IC when the input supply is present. Also note that RUN can be driven above $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ as long as it stays within the absolute maximum rating of 25 V .

The converter is enabled when the voltage on RUN exceeds 1.05 V (nominal). Therefore, the turn-on voltage threshold on $V_{\text {IN }}$ is given by:

$$
V_{\mathrm{IN}(\text { TURNON })}=1.05 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right)
$$

Once the converter is enabled, the RUN comparator includes a built-in hysteresis of 100 mV , so that the turnoff threshold will be :

$$
V_{\operatorname{IN(TURNOFF})}=0.95 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 4}\right)
$$

The RUN comparator is designed to be relatively noise insensitive, but there may be cases due to PCB layout, very large value resistors for R3 and R4, or proximity to noisy components where noise pickup is unavoidable and may cause the turn-on or turn-off of the IC to be intermittent. In these cases, a small filter capacitor can be added across R4.

## PGOOD Comparator

The LTC3130/LTC3130-1 provide an open-drain PGOOD output that pulls low if FB (LTC3130) or $\mathrm{V}_{\text {OUT }}$ (LTC3130-1) falls more than $7.5 \%$ (typical) below its programmed value. When $V_{\text {Out }}$ rises to within $5 \%$ (typical) of its programmed value, the internal PGOOD pull-down will turn off and PGOOD will go high if an external pull-up resistor has been provided. An internal filter prevents

## OPERATION

nuisance trips of PGOOD due to short transients on $\mathrm{V}_{\text {OUT }}$. PGOOD can be pulled up to any voltage, as long as the absolute maximum rating of 25 V is not exceeded, and as long as the absolute maximum sink current rating of 12 mA is not exceeded when PGOOD is low.
Note that PGOOD will be driven low if $V_{\text {CC }}$ is below its UVLO threshold or if the part is in shutdown (RUN below its logic threshold). PGOOD is not affected by the accurate RUN threshold. Therefore, if PGOOD is pulled up to $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{C C}$, this will add to the $\mathrm{V}_{\text {IN }}$ quiescent current in shutdown and UVLO, when PGOOD is low. For the lowest possible $V_{\text {IN }}$ current in shutdown or UVLO, PGOOD should be pulled up to $\mathrm{V}_{\text {OUT }}$ or some other source.

## Maximum Power Point Control (MPPC)

The MPPC input of the LTC3130/LTC3130-1 can be used with an optional external voltage divider to dynamically adjust the commanded inductor current in order to maintain a minimum input voltage when using high resistance sources, such as photovoltaic panels, so as to maximize input power transfer and prevent $\mathrm{V}_{\text {IN }}$ from dropping too low under load.

Referring to Figure 4, the MPPC pin is internally connected to the noninverting input of a $g_{m}$ amplifier, whose inverting input is connected to the 1.0 V reference. If the voltage at MPPC, using the external voltage divider, falls below the reference voltage, the output of the amplifier pulls the internal VC node low. This reduces the commanded average inductor current so as to reduce the input current and regulate $\mathrm{V}_{\mathrm{IN}}$ to the programmed minimum voltage, as given by:

$$
V_{\operatorname{IN}(\mathrm{MPPC})}=1.00 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 5}{\mathrm{R} 6}\right)
$$

Note that external compensation should not be required for MPPC Ioop stability if the input filter capacitor, $\mathrm{C}_{\mathrm{IN}}$, is at least $22 \mu \mathrm{~F}$.

The MPPC divider resistor values can be in the $M \Omega$ range so as to minimize the input current in very low power applications. However, stray capacitance and noise pickup on the MPPC pin must also be minimized. If the MPPC function is not required, the MPPC pin should betied to $\mathrm{V}_{\text {CC }}$.
Beware of adding a noise filter capacitor to the MPPC pin, as the added filter pole may cause the MPPC control Ioop to be unstable.

Note that because Burst Mode operation will be inhibited if the MPPC Ioop takes control, the converter will be operating in fixed frequency mode, and will therefore require a minimum of about 6 mA of continuous input current to operate. For operation from weaker sources, such as small indoor solar panels, refer to the Applications Information section to see how the RUN pin may be programmed to control the converter in a hysteretic manner while providing an effective MPPC function by maintaining VIN at the desired voltage. This technique can be used with sources as weak as $3 \mu \mathrm{~A}$ (enough to power the IC in UVLO and the external RUN divider).


Figure 4. MPPC Amplifier with External Resistor Divider

## APPLICATIONS InFORMATION

A standard application circuit for the LTC3130-1 is shown on the front page of this data sheet. There are numerous other application examples for both the LTC3130-1 and LTC3130 shown in the Typical Applications section of this data sheet.

The appropriate selection of external components is dependent upon the required performance of the IC in each particular application given considerations and trade-offs such as PCB area, input and output voltage range, output voltage ripple, transient response, required efficiency, thermal considerations and cost. This section of the data sheet provides some basic guidelines and considerations to aid in the selection of external components and the design of the applications circuit, as well as more application circuit examples.

## $V_{\text {CC }}$ Capacitor Selection

The $V_{\text {CC }}$ output of the LTC3130/LTC3130-1 is generated from $V_{\text {IN }}$ or EXTV $_{\text {CC }}$ by a low dropout linear regulator. The $V_{C C}$ regulator has been designed for stable operation with a wide range of output capacitors. For most applications, a low ESR capacitor of at least $4.7 \mu \mathrm{~F}$ should be used. The capacitor should be located as close to the $\mathrm{V}_{\text {cc }}$ pin as possible and connected to the $V_{\text {CC }}$ pin and ground through the shortest traces possible. $V_{C C}$ is the regulator output and is also the internal supply pin for the IC control circuitry as well as the gate drivers and boost rail charging diodes.

## Inductor Selection

The choice of inductor used in LTC3130/LTC3130-1 application circuits influences the maximum deliverable output current, the converter bandwidth, the magnitude of the inductor current ripple and the overall converter efficiency. The inductor must have a low DC series resistance or output current capability and efficiency will be compromised. Larger inductor values reduce inductor current ripple but do not increase output current capability as is the case with peak current mode control. Larger value inductors also tend to have a higher DC series resistance
for a given case size, which will have a negative impact on efficiency. Larger values of inductance will also lower the right half plane (RHP) zero frequency when operating in boost mode, which can compromise loop stability. Nearly all LTC3130/LTC3130-1 application circuits deliver the best performance with an inductor value between $3.3 \mu \mathrm{H}$ and $15 \mu \mathrm{H}$, depending on $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$. Buck mode only applications can use the larger inductor values as they are unaffected by the RHP zero, while mostly boost applications generally require inductance on the low end of this range depending on how large the step-up ratio is.

Regardless of inductor value, the saturation current rating should be selected such that it is greaterthan the worst-case average inductor current plus half of the ripple current. The peak-to-peak inductor current ripple for each operational mode can be calculated from the following formula, where $f$ is the switching frequency ( 1.2 MHz ), L is the inductance in $\mu \mathrm{H}$ and $\mathrm{t}_{\text {LOW }}$ is the switch pin minimum low time in $\mu \mathrm{s}$. The switch pin minimum low time is typically $0.07 \mu \mathrm{~s}$.

$$
\begin{aligned}
& \Delta L_{L(P-P)(B U C K)}=\frac{V_{\text {OUT }}}{L}\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{V_{\text {IN }}}\right)\left(\frac{1}{f}-t_{\text {LOW }}\right) \text { Amps } \\
& \Delta I_{\text {L(P-P)(BOOST })}=\frac{V_{\text {IN }}}{L}\left(\frac{V_{\text {OUT }}-V_{\text {IN }}}{V_{\text {OUT }}}\right)\left(\frac{1}{f}-t_{\text {LOW }}\right) \text { Amps }
\end{aligned}
$$

It should be noted that the worst-case peak-to-peak inductor ripple current occurs when the duty cycle in buck mode is minimum (highest $\mathrm{V}_{\mathrm{IN}}$ ) and in boost mode when the duty cycle is $50 \%\left(\mathrm{~V}_{\text {OUT }}=2 \cdot \mathrm{~V}_{\text {IN }}\right)$. As an example, if $\mathrm{V}_{\text {IN }}$ (minimum) $=2.5 \mathrm{~V}$ and $\mathrm{V}_{\text {IN }}$ (maximum) $=15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ $=5 \mathrm{~V}$ and $\mathrm{L}=10 \mu \mathrm{H}$, the peak-to-peak inductor ripples at the voltage extremes ( $15 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ for buck and $2.5 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ for boost) are:

$$
\begin{aligned}
& \text { Buck }=251 \mathrm{~mA} \text { peak-to-peak } \\
& \text { Boost }=94 \mathrm{~mA} \text { peak-to-peak }
\end{aligned}
$$

One-half of this inductor ripple current must be added to the highest expected average inductor current in order to select the proper saturation current rating for the inductor.

## APPLICATIONS INFORMATION

To minimize core losses and to prevent high inductor current ripple from tripping the peak current limit before the average current limit is reached, an inductor value with a $\Delta L_{\text {L }}$ of less than 500 mA P-P should be chosen. For loads that operate well below current limit, higher inductor ripple can be tolerated to allow the use of a lower value inductor.

To avoid the possibility of inductor saturation during load transients, an inductor with a saturation current rating of at least 1200 mA is recommended for all applications (unless the ILIM pin of the LTC3130 is set low, in which case a 650 mA rated inductor may be used).
Note that in boost mode, especially at large step-up ratios, the output current capability is often limited by the total resistive losses in the power stage. These losses include switch resistances, inductor DC resistance and PCB trace resistance. Avoid inductors with a high DC resistance (DCR) as they can degrade the maximum output current capability from what is shown in the Typical Performance Characteristics section and from the Typical Application circuits.

As a guideline, the inductor DCR should be significantly less than the typical power switch resistance of $350 \mathrm{~m} \Omega$. The only exceptions are applications that have a maximum output current much less than what the LTC3130/ LTC3130-1 are capable of delivering. Generally speaking, inductors with a DCR in the range of $0.05 \Omega$ to $0.15 \Omega$ are recommended. Lower values of DCR will improve the efficiency at the expense of size, while higher DCR values will reduce efficiency (typically by a few percent) while allowing the use of a physically smaller inductor.
Different inductor core materials and styles have an impact on the size and price of an inductor at any given current rating. Shielded construction is generally preferred as it minimizes the chances of interference with other circuitry. The choice of inductor style depends upon the price, sizing, and EMI requirements of a particular application.
Table 2 provides a wide sampling of inductor families from different manufacturers that are well suited to LTC3130/ LTC3130-1 applications. However, be sure to check the
current rating and DC resistance for the particular value you need, as not all of the inductor values in a given family will be suitable.

Table 2. Recommended Inductors

| VENDOR | PART NUMBER FAMILY |
| :--- | :--- |
| Coilcraft <br> coilcraft.com | EPL3015, LPS3314, LPS4012, LPS4018, <br> XFL3012, XFL4020, MSS4020 |
| Coiltronics <br> cooperindustries.com | SD3814, SD3118, SD52 |
| Murata <br> murata.com | LQH43P, LQH44P |
| Sumida <br> sumida.com | CDRH2D18, CDRH3D14, CDRH3D16, <br> CDRH4D14 |
| Taiyo-Yuden <br> t-yuden.com | NR3012T, NR3015T, NRS4012T, NR4018T |
| TDK <br> tdk.com | VLF252015MT, VLF302510MT, <br> VLF302512MT, VLS3015ET, VLCF4018T, <br> VLCF4020T, SPM4012T |
| Toko <br> tokoam.com | DB318C, DB320C, DEM2815C, DEM3512C, <br> DEM3518C |
| Wurth <br> we-online.com | WE-TPC 2818, WE-TPC 3816 |

Recommended maximum inductor values and minimum output capacitor values, for different output voltage ranges are given in Table 3 as a guideline. These values were chosen to minimize inductor size while ensuring loop stability over the entire load range of the converter.

Table 3. Recommended Inductor and Output Capacitor Values

|  |  | MINIMUM RECOMMENDED OUTPUT CAPACITANCE ( $\mu \mathrm{F})$ |  |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{V}_{\text {OUT }}$ <br> $(\mathrm{V})$ | $L_{\text {max }}$ <br> $(\mu \mathrm{H})$ | LTC3130-1/LTC3130 <br> WITH FEED FORWARD | LTC3130 |
| $1-2.4$ | 4.7 | 40 | 20 |
| $2.5-3.9$ | 6.8 | 30 | 15 |
| $4-6.5$ | 10 | 20 | 10 |
| $6.6-14$ | 15 | 20 | 10 |
| $14-25$ | 15 | 10 | 5 |

Note that many applications will be able to use a lower inductor value, depending on the input voltage range and resulting inductor current ripple. Lower inductor values will also allow the use of a smaller output capacitor value without compromising loop stability.

## APPLICATIONS INFORMATION

## Output Capacitor Selection

A low effective series resistance (ESR) output capacitor of $10 \mu \mathrm{~F}$ minimum should be connected at the output of the buck-boost converter in order to minimize output voltage ripple. Multilayer ceramic capacitors are an excellent option as they have low ESR and are available in small footprints. The capacitor value should be chosen large enough to reduce the output voltage ripple to acceptable levels. Neglecting the capacitor's ESR and ESL (effect series inductance), the peak-to-peak output voltage ripple can be calculated by the following formula, where $f$ is the frequency in $\mathrm{MHz}(1.2 \mathrm{MHz})$, $\mathrm{C}_{0 u t}$ is the capacitance in $\mu \mathrm{F}$, $\mathrm{t}_{\mathrm{LO}}$ is the switch pin minimum low time in $\mu \mathrm{S}(0.07 \mu \mathrm{~s})$ and ILOAD is the output current in Amps:
$\Delta V_{\text {P-P(BUCK })}=\frac{I_{\text {LOAD }} \mathrm{L}_{\text {LOW }}}{\mathrm{C}_{\text {OUT }}}$ Volts
$\Delta V_{\text {P-P(BOOST })}=\frac{I_{\text {LOAD }}}{\mathrm{fC}_{\text {OUT }}}\left(\frac{V_{\text {OUT }}-\mathrm{V}_{\text {IN }}+\mathrm{t}_{\text {LOW }} \mathrm{f} \mathrm{V}_{\text {IN }}}{V_{\text {OUT }}}\right)$ Volts
Examining the previous equations reveal that the output voltage ripple increases with load current and is generally higher in boost mode than in buck mode. Note that these equations only take into account the voltage ripple that occurs from the inductor current to the output being discontinuous. They provide a good approximation of the ripple at any significant load current but underestimate the output voltage ripple at very light loads where the output voltage ripple is dominated by the inductor current ripple.

In addition to the output voltage ripple generated across the output capacitance, there is also output voltage ripple produced across the internal resistance of the output capacitor. The ESR-generated output voltage ripple is proportional to the series resistance of the output capacitor and is given by the following expressions where $\mathrm{R}_{\mathrm{ESR}}$ is
the series resistance of the output capacitor and all other terms as previously defined:

$$
\begin{aligned}
\Delta V_{P-P(B U C K)} & =\frac{I_{\text {LOAD }} R_{E S R}}{1-t_{\text {LOW }} f} \cong I_{\text {LOAD }} R_{E S R} \text { Volts } \\
\Delta V_{P-P(B O O S T)} & =\frac{I_{\text {LOAD }} R_{E S R} V_{\text {OUT }}}{V_{\text {IN }}\left(1-t_{\text {LOW }} f\right)} \\
& \cong I_{\text {LOAD }} R_{E S R}\left(\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \text { Volts }
\end{aligned}
$$

In most LTC3130/LTC3130-1 applications, an output capacitor between $10 \mu \mathrm{~F}$ and $47 \mu \mathrm{~F}$ will work well. To minimize output ripple in Burst Mode operation, or transients incurred by large step loads, values of $22 \mu \mathrm{~F}$ or larger are recommended.

## Input Capacitor Selection

The $P V_{\text {IN }}$ pin carries the full inductor current, while the $\mathrm{V}_{\text {IN }}$ pin provides power to internal control circuits in the IC. To minimize input voltage ripple and ensure proper operation of the IC, a low ESR bypass capacitor with a value of at least $4.7 \mu \mathrm{~F}$ should be located as close to the $\mathrm{PV}_{\text {IN }}$ pin as possible. The $\mathrm{V}_{\text {IN }}$ pin should be bypassed with a $1 \mu \mathrm{~F}$ ceramic capacitor located close to the pin, and Kelvined to "quiet side" of the primary VIN decoupling capacitor. Do not tie the $\mathrm{V}_{\text {IN }}$ pin directly to $\mathrm{PV}_{\text {IN }}$ pin.
When powered through long leads or from a power source with any significant resistance, an additional, larger value bulk input capacitor may be required and is generally recommended. In such applications, a $47 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ Iow ESR electrolytic capacitor in parallel with the $4.7 \mu \mathrm{~F}$ ceramic capacitor generally yields a high performance, low cost solution.

For applications using the MPPC feature, a minimum $\mathrm{C}_{\text {IN }}$ capacitor value of $22 \mu \mathrm{~F}$ is recommended. Larger values can be used without limitation.

## APPLICATIONS INFORMATION

## Recommended Input and Output Capacitor Types

The capacitors used to filter the input and output of the LTC3130/LTC3130-1 must have low ESR and must be rated to handle the AC currents generated by the switching converter. This is important to maintain proper functioning of the IC and to reduce output voltage ripple. There are many capacitor types that are well suited to these applications including multilayer ceramic, low ESR tantalum, OS-CON and POSCAP technologies. In addition, there are certain types of electrolytic capacitors such as solid aluminum organic polymer capacitors that are designed for low ESR and high AC currents and these are also well suited to some LTC3130/LTC3130-1 applications.

The choice of capacitor technology is primarily dictated by a trade-off between size, leakage current and cost. In backup power applications, the input or output capacitor might be a super or ultra capacitor with a capacitance value measuring in the Farad range. The selection criteria in these applications are generally similar except that voltage ripple is generally not a concern.

Some capacitors exhibit a high DC leakage current which may preclude their consideration for applications that require a very low quiescent current in Burst Mode operation. Note that ultra capacitors may have a rather high ESR, therefore a $4.7 \mu \mathrm{~F}$ (minimum) ceramic capacitor is recommended in parallel, close to the IC pins.

## Beware of Capacitor DC Bias Effect

Ceramic capacitors are often utilized in switching converter applications due to their small size, low ESR and low leakage currents. However, many ceramic capacitors intended for power applications experience a significant loss in capacitance from their rated value as the DC bias voltage on the capacitor increases. It is not uncommon for a small surface mount capacitor to lose more than 50\% of its rated capacitance when operated at even half of its maximum rated voltage. This effect is generally reduced as the case size is increased for the same nominal value capacitor. As a result, it is often necessary to use a larger
value capacitance or a higher voltage rated capacitor than would ordinarily be required to actually realize the intended capacitance at the operating voltage of the application. X5R and X7R dielectric types are recommended as they exhibit the best performance over the wide operating range and temperature of the LTC3130/LTC3130-1. To verify that the intended capacitance is achieved in the application circuit, be sure to consult the capacitor vendor's curve of capacitance versus DC bias voltage.

## Using the Programmable RUN Function to Operate from Extremely Weak Input Sources

Another application of the programmable RUN pin is that it can be used to operate the converter in a "hiccup" mode from extremely weak sources. This allows operation from sources that can only generate microamps of output current, and would be far too weak to sustain normal steady-state operation, even with the use of the MPPC pin. Because the LTC3130/LTC3130-1 draw only $1.4 \mu \mathrm{~A}$ typical from $V_{\text {IN }}$ until they are enabled, the RUN pin can be programmed to keep the ICs disabled until $\mathrm{V}_{\text {IN }}$ reaches the programmed voltage level. In this manner, the input source can trickle-charge an input storage capacitor, even if it can only supply microamps of current, until $\mathrm{V}_{\text {IN }}$ reaches the turn-on threshold set by the RUN pin divider. The converter will then be enabled, using the stored charge in the input capacitor to power the converter and bring up $V_{\text {OUT }}$, until $V_{\text {IN }}$ drops below the turn-off threshold, at which point the converter will turn off and the process will repeat.

This approach allows the converter to run from weak sources as small, thin-film solar cells using indoor lighting. Although the converter will be operating in bursts, it is enough to charge an output capacitor to power low duty cycle loads, such as in wireless sensor applications, or to trickle-charge a battery. In addition, note that the input voltage will be cycling (with $10 \%$ ripple as set by the UVLO hysteresis) about a fixed voltage, as determined by the divider. This allows the high impedance source to operate about the programmed optimal voltage for maximum power transfer.

## APPLICATIONS InFORMATION

Inthese "trickle-charge" applications, a larger input capacitor is generally required. If the load on $\mathrm{V}_{\text {OUT }}$ is extremely light, such that the available steady-state input power can sustain $\mathrm{V}_{\text {OUT }}$, then the input capacitor simply has to have enough charge to bring $\mathrm{V}_{\text {OUT }}$ into regulation before $\mathrm{V}_{\text {IN }}$ discharges below the falling UVLO threshold (assuming that the goal is to charge up $V_{\text {OUT }}$ in a single "burst" and then maintain $\mathrm{V}_{\text {OUT }}$ regulation). In this case, the minimum value required for $\mathrm{C}_{\text {IN }}$ can be determined by:

$$
\mathrm{C}_{\mathrm{IN}(\mathrm{MIN})}>\frac{\mathrm{C}_{\text {OUT }} \cdot \mathrm{V}_{\text {OUT }}{ }^{2}}{\left(\eta\left(\mathrm{~V}_{\text {IN }}{ }^{2}-\left(0.9 \cdot \mathrm{~V}_{\text {IN }}{ }^{2}\right)\right)\right)}
$$

where $\mathrm{V}_{\text {IN }}$ is the programmed rising UVLO threshold and $\eta$ is the average conversion efficiency, given $V_{\text {IN }}$ and $V_{\text {OUT }}$. It can be seen that a larger $\mathrm{C}_{\text {OUt }}$ capacitor will require a larger $\mathrm{C}_{\text {IN }}$ capacitor to charge it.
The time required for the $\mathrm{C}_{\text {IN }}$ capacitor to charge up to the $V_{\text {IN }}$ rising UVLO threshold (starting from zero volts) is:

$$
\mathrm{t}_{\text {CHARGE }}(\mathrm{sec})=\frac{\mathrm{C}_{\mathrm{IN}}(\mu \mathrm{~F}) \cdot \mathrm{V}_{\text {IN }(\mathrm{UVLO})}}{\left(\mathrm{I}_{\text {CHARGE }}(\mu \mathrm{A})-1.4 \mu \mathrm{~A}-\mathrm{I}_{\text {LEAK }}(\mu \mathrm{A})\right)}
$$

where $\mathrm{I}_{\text {LEAK }}$ is the leakage of the input capacitor in $\mu \mathrm{A}$ at the programmed $\mathrm{V}_{\text {IN }}$ UVLO voltage.
For applications where $\mathrm{V}_{\text {OUT }}$ must remain in regulation during a pulsed load for a given period of time, the input capacitor value required will be dictated by the programmed $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$, and the duration and magnitude of the output load current, as given by:

$$
\mathrm{C}_{\text {IN(MIN })}>\frac{\mathrm{I}_{\text {OUT }} \cdot \mathrm{V}_{\text {OUT }} \cdot 2 \bullet \mathrm{t}}{\left(\eta\left(\mathrm{~V}_{\text {IN }}{ }^{2}-\left(0.9 \cdot \mathrm{~V}_{\text {IN }}{ }^{2}\right)\right)\right)}
$$

where $\mathrm{C}_{\mathrm{IN}_{N}}$ is in micro Farads, $\mathrm{I}_{\text {OUT }}$ is the average Ioad current in milliamps for duration $t$ in milliseconds. VIN is the programmed rising UVLO threshold and $\eta$ is the average conversion efficiency, given $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$. This calculation assumes that the $\mathrm{V}_{\text {OUT }}$ capacitor has already been charged, and that the load on $V_{\text {OUT }}$ before and after the load pulse is low enough as to be sustained by the available steady-state input power.

For example, if $\mathrm{V}_{\text {OUT }}$ is 5 V , with a pulsed load of 25 mA for a duration of 5 ms , and $\mathrm{V}_{\mathrm{IN}}$ has been programmed for a rising UVLO threshold of 12 V , then the minimum $\mathrm{C}_{\text {IN }}$ capacitor required, assuming a conversion efficiency of $85 \%$, would be $53.7 \mu \mathrm{~F}$, so a $68 \mu \mathrm{~F}$ input capacitor would be recommended.

When using high value RUN pin divider resistors (in the $\mathrm{M} \Omega$ range) to minimize current draw on $\mathrm{V}_{\mathrm{IN}}$, a small noise filter capacitor may be necessary across the lower divider resistor to prevent noise from erroneously tripping the RUN comparator. The capacitor value should be minimized (10pF may do) so as not to introduce a time delay long enough for the input voltage to drop significantly below the desired $\mathrm{V}_{\text {IN }}$ threshold. Note that larger $\mathrm{V}_{\text {IN }}$ decoupling capacitor values will minimize this effect by providing more holdup time on $\mathrm{V}_{\text {IN }}$.

## Use of the EXTV cc Input

As discussed in the Operation section of this data sheet, the LTC3130/LTC3130-1 include an EXTV CC input that can be used to provide $V_{\text {CC }}$ for the IC, allowing start-up and/ or operation in applications where $\mathrm{V}_{\text {IN }}$ is below the $\mathrm{V}_{\mathrm{CC}}$ UVLO threshold, all the way down to less than 1V.
Possible sources that could be used to power the EXTV ${ }_{C C}$ input would include $\mathrm{V}_{\text {OUT }}$ (if $\mathrm{V}_{\text {OUT }}$ is programmed for at least 3.15 V and if $\mathrm{V}_{\text {IN }}$ is at least 2.4 V to start), or an independent voltage rail that may be available in the system, or even a battery.
The requirements for the EXTV ${ }_{\text {CC }}$ voltage are that it is a minimum of 3.0 V typical, and an absolute maximum of 25 V . It must also be able to supply a minimum of 6 mA of current. If the source of EXTV CC is not very close to the IC, then a decoupling capacitor of $4.7 \mu \mathrm{~F}$ minimum is recommended at the EXTV CC pin.

In the case of using a battery to power EXTV ${ }_{\text {CC }}$, the battery life for continuous steady-state operation in fixed frequency mode can be estimated by:

Battery Life (Hours) = Battery Capacity (mA-Hr)/6mA

## APPLICATIONS INFORMATION

For example, a 3.6 V battery with a capacity of $2600 \mathrm{~mA}-\mathrm{Hr}$ (2.6A-Hr) could power the IC continuously in fixed frequency mode for ~433 hours (only about 18 days). However, if the IC is in Burst Mode operation at light load, the battery life time will be extended, possibly by orders of magnitude (depending on the load) since the current demand when the IC is sleeping will be only $1.6 \mu \mathrm{~A}$ typical. In shutdown, the current draw will be only $0.5 \mu \mathrm{~A}$ typical.

For applications where $\mathrm{V}_{\text {OUT }}$ will be greater than the battery voltage, and at least 3.6 V , a battery and a dual Schottky diode can be used to get the part started at low $\mathrm{V}_{\text {IN }}$. After start-up, the IC will be powered from Vout, so there will be no steady-state current draw on the battery. In this case, the battery life may approach its shelf life (even in continuous fixed frequency operation). In shutdown, there will be about $0.5 u \mathrm{~A}$ of current draw from the battery. An example of this configuration is shown in Figure 5.


Figure 5. Using a Battery Just for Start-Up from Low VIN
Note that during start-up, when $\mathrm{V}_{\text {CC }}$ is still in UVLO, the IC chooses the higher of $V_{\text {IN }}$ or $E X T V_{\text {CC }}$ to power $V_{C C}$ (even if EXTV $_{\text {CC }}$ is below 3.0 V ). After start-up however, when $V_{C C}$ has risen above its rising UVLO threshold, the IC will choose to use the EXTV ${ }_{C C}$ input to power $V_{C C}$ only if EXTV ${ }_{\text {CC }}$ is above 3.0 V , typical. This is done to avoid using EXTV $_{\text {CC }}$ at a very low voltage when a higher voltage may be available at $\mathrm{V}_{\text {IN }}$.

Therefore, there could be a situation where the IC would switch between using EXTV ${ }_{\text {CC }}$ during start-up, and $\mathrm{V}_{\text {IN }}$ as the source for $\mathrm{V}_{\text {CC }}$ after start-up. However, if $\mathrm{V}_{\text {IN }}$ is below the UVLO threshold, $V_{C C}$ will drop and revert to using EXTV ${ }_{\text {CC }}$ again. This cycling will only occur if $\mathrm{V}_{\text {IN }}$ is below the UVLO falling threshold and EXTV ${ }_{C C}$ is greater than the UVLO rising threshold of 2.4 V , but less than 3.0 V (and the part is enabled, with the RUN pin above the accurate rising threshold). Note that during this time, the IC will be
periodically trying to start switching, as it goes in and out of UVLO. If EXTV ${ }_{\text {CC }}$ is held above 3.0 V , this will not occur.
In applications where the $\mathrm{V}_{\text {IN }}$ and EXTV $_{\text {CC }}$ voltages are such that this scenario could occur, the RUN pin can be used to monitor the EXTV ${ }_{\text {CC }}$ input and inhibit operation whenever EXTV ${ }_{\text {CC }}$ is below 3.15 V . An example of this is shown in Figure 6.


Figure 6. Using the RUN Pin to Set the Minimum Voltage for EXTV ${ }_{\text {CC }}$ to 3.15 V

## Programming the MPPC Voltage

As discussed in the previous section, the LTC3130/ LTC3130-1 include an MPPC function to optimize performance when operating from voltage sources with relatively high source resistance. Using an external voltage divider from $V_{I N}$, the MPPC function takes control of the average inductor current when necessary to maintain a minimum input voltage, as programmed by the user. Referring to Figure 3:

$$
V_{I N(M P P C)}=1.0 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 5}{\mathrm{R} 6}\right)
$$

This is useful for such applications as photovoltaic powered converters, since the maximum power transfer point occurs when the photovoltaic panel is operated at about $75 \%$ of its open-circuit voltage. For example, when operating from a photovoltaic panel with an open-circuit voltage of 5 V , the maximum power transfer point will be when the panel is loaded such that its output voltage is about 3.75 V . Referring to Figure 4, choosing values of $2 \mathrm{M} \Omega$ for R5 and 732k for R6 will program the MPPC function to regulate the maximum input current so as to maintain $V_{\text {IN }}$ at a minimum of 3.73 V (typical). Note that if the panel can provide more power than the application requires, the input voltage will rise above the programmed MPPC point. This is fine as long as the input voltage doesn't exceed 25 V .

## APPLICATIONS InFORMATION

Forweak inputsources with very high resistance (hundreds of Ohms or more), the LTC3130/LTC3130-1 may still draw more current than the source can provide, causing $\mathrm{V}_{\text {IN }}$ to drop below the UVLO threshold. For these applications, it is recommended that the programmable RUN feature be used, as described in a previous section.

## MPPC Compensation and Gain

When using MPPC, there are a number of variables that affect the gain and phase of the input voltage control loop. Primarily these are the input capacitance, the MPPC resistor divider ratio and the $\mathrm{V}_{\operatorname{IN}}$ source resistance. To simplify the design of the application circuit, the MPPC control loop in the LTC3130/LTC3130-1 is designed with a relatively low gain, such that external MPPC loop compensation is generally not required when using a $\mathrm{V}_{\mathrm{IN}}$ capacitor of at least $22 \mu \mathrm{~F}$.

The gain from the MPPC pin to the internal control voltage is about ten, and the gain of the internal control voltage to average inductor current is about one. Therefore, a change of 60 mV a the MPPC pin will result in a change of average inductor current of about 600 mA , which is close to the full current capability of the IC. So the programmed input voltage will be maintained within about $6 \%$ over the full current range of the IC (which may be more than that required by the load).

## Sources of Small Photovoltaic Panels

A list of companies that manufacture small solar panels (sometimes referred to as modules or solar cell arrays), suitable for use with the LTC3130/LTC3130-1 is provided in Table 4.

Table 4. Small Photovoltaic Panel Manufacturers

| Sanyo | panasonic.net |
| :--- | :--- |
| PowerFilm | powerfilmsolar.com |
| Ixys | ixys.com |
| Corporation |  |
| G24 | gcell.com |
| Innovations |  |

## Thermal Considerations

The power switches of the LTC3130/LTC3130-1 are designed to operate continuously with currents up to the internal current limitthresholds. However, when operating at high current levels, there may be significant heat generated within the IC. As a result, careful consideration must be given to the thermal environment of the IC in order to provide a means to remove heat from the IC and ensure thatthe LTC3130/LTC3130-1 is able to provide its full-rated output current. Specifically, the exposed die attach pad of both the QFN and MSE packages must be soldered to a copper layer on the PCB to maximize the conduction of heat out of the IC package. This can be accomplished by utilizing multiple vias from the die attach pad connection underneath the IC package to other PCB layer(s) containing a large copper plane. A typical board layout incorporating these concepts in show in Figure 7.

As described elsewhere in this data sheet, the EXTV ${ }_{C C}$ pin may be used to reduce the $V_{\text {CC }}$ power dissipation term significantly in high $\mathrm{V}_{\text {IN }}$ applications, lowering die temperature and improving efficiency.

If the IC die temperature exceeds approximately $165^{\circ} \mathrm{C}$, overtemperature shutdown will be invoked and all switching will be inhibited. The part will remain disabled until the die temperature cools by approximately $10^{\circ} \mathrm{C}$. The soft-start circuit is re-initialized in overtemperature shutdown to provide a smooth recovery when the IC die temperature cools enough to resume operation.

## Applications with Low $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$

Applications which must operate from input voltages of less that 3 V and have an output voltage of 1.8 V or less, while operating at heavy loads, will benefit significantly from the addition of Schottky diode from SW2 to Vout. Diodes such as an MBR0530 or equivalent are recommended for these applications.

## APPLICATIONS INFORMATION



Figure 7. Typical 2-Layer PC Board Layout (OFN Package Shown)

## LTC3130/LTC3130-1

## APPLICATIONS INFORMATION



Figure 8. Outdoor Solar PaneI Powered, $\mathbf{6 0 0 \mathrm { mA }}$ Supercapacitor Charger Using IPPC


Figure 9. Battery-Powered 24V Converter with 200mA ILIM to Limit Battery Droop

## APPLICATIONS INFORMATION



Figure 10. Wide $\mathrm{V}_{\mathrm{IN}}$ Range 15 V Converter with Burst Mode Operation


Figure 11. Low Noise, Wide $V_{I N}$ Range 5 V Converter

## LTC3130/LTC3130-1

## APPLICATIONS InFORMATION



Figure 12. Multiple $\mathrm{V}_{\text {IN }} 5 \mathrm{~V}$ Out Application, Using the LTC4412 PowerPath ${ }^{\text {TM }}$ Controller


Figure 13. 12V Converter Uses MPPC Function to Maintain a Minimum $V_{\text {IN }}$ from a Current Limited Source

## APPLICATIONS INFORMATION


*D1 PREVENTS DISCHARGE OF INPUT CAPACITOR TO
THE SOURCE. MAY NOT BE REQUIRED IN ALL APPLICATIONS.
Figure 14. 3.3V Converter with "Last Gasp" Hold-Up, Runs Storage Capacitor Down to 0.9V


Figure 15. 5V Converter Operates in Hiccup-Fashion Off of Harvested Energy Uses PGOOD to Provide Wide UVLO Hysteresis Range Draws Only $2.5 \mu \mathrm{~A}$ From $\mathrm{V}_{\mathrm{IN}}$ Prior to Start-Up

## LTC3130/LTC3130-1

TYPICAL APPLICATIONS

*D1 IS REQUIRED WHEN USING THE MSOP PACKAGE.
Figure 16. 12V Converter with Burst Mode Operation and $V_{I N}$ UVLO


Figure 17. Single-Cell 1.2V, 200mA Buck Boost Converter, Using the LTC3525-3.3 to Provide the EXTV ${ }_{\text {cc }}$ Bias Supply

## TYPICAL APPLICATIONS



Figure 18. Wide $V_{\text {IN }}$ Range, Low Noise 1.8V Converter Uses Charge Pump to Generate an EXTV ${ }_{\text {CC }}$ Supply


Figure 19. Wide $V_{I N}$ Range 3.6V Converter with Two Programmed Current Limit Levels

## LTC3130/LTC3130-1

PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC3130\#packaging for the most recent package drawings.

## UDC Package

20-Lead Plastic QFN ( $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1742 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC3130\#packaging for the most recent package drawings.

## MSE Package

16-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1667 Rev F)


## LTC3130/LTC3130-1

## TYPICAL APPLICATION

## Wide $\mathrm{V}_{\text {IN }}$ Range 5V Converter Uses Small Primary Battery to Guarantee Start-Up at $\mathrm{V}_{\text {IN }}$ Less Than 1V with Near Zero Steady-State Battery Current for Up to 10 Year Battery Life



## RELATED PARTS

| PART | DESCRIPTION | $\begin{gathered} V_{I N} \\ \operatorname{RANGE}(V) \end{gathered}$ | $\begin{gathered} V_{O U T} \\ \text { RANGE }(V) \end{gathered}$ | $\mathrm{I}_{\mathrm{Q}}(\mu \mathrm{A})$ | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LTC3129/LTC3129-1 | 15V, 200mA, 1.2MHz, 95\% Efficient Monolithic Synchronous Buck/Boost | 2.42 V to 15V | 1.4V to 15.75V | $1.3 \mu \mathrm{~A}$ | $\begin{aligned} & 3 \mathrm{~mm} \times 3 \mathrm{~mm} \\ & \text { QFN-16/MSOP-16E } \end{aligned}$ |
| LTC3115-1/LTC3115-2 | 40V, 2A, 2MHz, 95\% Efficient Monolithic Synchronous Buck/Boost | 2.7V to 40V | 2.7 V to 40V | $30 \mu \mathrm{~A}$ | $\begin{aligned} & 4 \mathrm{~mm} \times 5 \mathrm{~mm} \\ & \text { DFN-16/TSSOP-20E } \end{aligned}$ |
| LTC3114-1 | 40V, 1A, 1.2MHz, 95\% Efficient Monolithic Synchronous Buck/Boost | 2.2V to 40V | 2.7 V to 40V | $30 \mu \mathrm{~A}$ | $\begin{array}{\|l\|} \hline 3 \mathrm{~mm} \times 5 \mathrm{~mm} \\ \text { DFN-16/TSSOP-16E } \end{array}$ |
| LTC3112 | 15V, 2.5A, 750kHz, 95\% Efficient Monolithic Synchronous Buck/Boost | 2.7 V to 15V | 2.7V to 14V | $50 \mu \mathrm{~A}$ | $\begin{aligned} & 4 \mathrm{~mm} \times 5 \mathrm{~mm} \\ & \text { DFN-16/TSSOP-20E } \end{aligned}$ |
| LTC3531 | $5.5 \mathrm{~V}, 200 \mathrm{~mA}, 600 \mathrm{kHz}$ Monolithic Synchronous Buck/Boost | 1.8 V to 5.5 V | 2 V to 5V | $16 \mu \mathrm{~A}$ | $\begin{aligned} & 3 \mathrm{~mm} \times 3 \mathrm{~mm} \\ & \text { DFN-8/ThinSOT } \end{aligned}$ |
| LTC3122 | 15V, 2.5A, 3MHz, 95\% Efficient Monolithic Synchronous Buck/Boost | 1.8V to 5.5V | 2.2V to 15V | $25 \mu \mathrm{~A}$ | $\begin{array}{\|l\|} \hline 3 \mathrm{~mm} \times 4 \mathrm{~mm} \\ \text { DFN-12/MSOP-12E } \end{array}$ |
| LTC3113 | 5V, 3A, 2MHz, 96\% Efficient Monolithic Synch Buck/Boost | 1.8 V to 5.5V | 1.8 V to 5.5V | 40 $\mu \mathrm{A}$ | $\begin{aligned} & 4 \mathrm{~mm} \times 5 \mathrm{~mm} \\ & \text { DFN-16/TSSOP-20E } \end{aligned}$ |
| LTC3118 | Dual Input 18V, 2A, 1.2MHz, 95\% Efficient Monolithic Synchronous Buck/Boost with PowerPath Control | 2.2 V to 18V | 2.2 V to 18V | 50رA | $\begin{aligned} & 4 \mathrm{~mm} \times 5 \mathrm{~mm} \\ & \text { QFN-24/TSSOP-28E } \end{aligned}$ |
| LTC3111 | 1.5A (IOUT), 15V Synchronous Buck-Boost DC/DC Converter | 2.5 V to 15V | 2.5 V to 15V | $49 \mu \mathrm{~A}$ | $\begin{aligned} & 3 \mathrm{~mm} \times 4 \mathrm{~mm} \\ & \text { DFN-14/MSOP-16 } \end{aligned}$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+


[^0]:    $\boldsymbol{\mathcal { T }}$, LT, LTC, LTM, Linear Technology, the Linear logo and Burst Mode are registered trademarks and PowerPath is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

