Primary Battery SOH Monitor with Precision Coulomb Counter

- Battery Input Voltage Range: 1.8V to 5.5V
- \blacksquare **100nA Quiescent Current**
- 8 Primary Battery Peak Input Current Limits: **5mA/10mA/15mA/20mA/25mA/50mA/75mA/100mA**
- \blacksquare **SOH Monitor for Primary Battery**
	- Integrated Coulomb Counter (Q)
	- Additional Monitors for Battery Voltage (V). **Battery Impedance (Z), and Temperature (T)**
- Primary Battery Current (BAT_IN) or Load Current **(BAT_OUT) is Counted**
- Integrated ±10mA Supercapacitor Balancer
- Programmable Coulomb Counter Prescaler for Wide Range of Battery Sizes
- **Programmable Discharge Alarm Threshold with** Interrupt Output
- I²C Interface
- \blacksquare Tiny 12-Lead 2mm \times 2mm LFCSP and 16-Ball 1.64mm × 1.64mm WLCSP Packages

APPLICATIONS

- Low Power Primary Battery Powered Systems (e.g., $1 \times$ LiSOCl₂, $2-3 \times$ Alkaline)
- Remote Industrial Sensors (e.g., Meters, Alarms)
- \blacksquare Asset Trackers
- Electronic Door Locks
- Keep-Alive Supplies/Battery Backup
- SmartMesh[®] Applications

TYPICAL APPLICATION

FEATURES DESCRIPTION

The LTC®3337 is a primary battery state of health (SOH) monitor with a built-in precision coulomb counter. It is designed to be placed in series with a primary battery with minimal associated series voltage drop. The patented *infinite dynamic range* coulomb counter tallies ALL accumulated battery discharge and stores it in an internal register accessible via an $1²C$ interface. A discharge alarm threshold based on this state of charge (SOC) is programmable. When it is reached, an interrupt is generated at the IRQ pin. Coulomb counter accuracy is constant down to no load.

The LTC3337 also integrates additional SOH monitoring which measures and reports via I²C: battery voltage, battery impedance, and temperature.

To accommodate a wide range of primary battery inputs, the peak input current limit is pin selectable from 5mA to 100mA.

Coulombs can be calculated for either the BAT_IN or BAT OUT pin, determined by the AV_{CC} pin connection.

A BAL pin is provided for applications utilizing a stack of two supercapacitors (optional) at the output.

The LTC3337 is offered in both 12-lead $2mm \times 2mm$ LFCSP and 16-ball 1.64mm \times 1.64mm WLCSP packages.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 9312815.

Total Coulomb Counter Error (100mA IPEAK Setting)

1

ABSOLUTE MAXIMUM RATINGS **(Note 1)**

PIN CONFIGURATION

ORDER INFORMATION

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at T_A = 25°C. (Note 2). BAT_IN = BAT_OUT = AV_{CC} = DV_{CC} = 3.6V unless **otherwise noted.**

3

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at T_A = 25°C. (Note 2). BAT_IN = BAT_OUT = AV_{CC} = DV_{CC} = 3.6V unless **otherwise noted.**

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at T_A = 25°C. (Note 2). BAT_IN = BAT_OUT = AV_{CC} = DV_{CC} = 3.6V unless **otherwise noted.**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3337 is specified over the –40°C to 125°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Note the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 3: T_J is calculated from the ambient T_A and power dissipation P_D according to the following formula: $T_J = T_A + (P_D \cdot \theta_{JA})$.

Note 4: Coulomb counter and peak current limit accuracy are at their best for BAT_IN voltages above 2V. Voltage and Temperature Monitor accuracy are at their best down to 1.8V. See Extended Battery Range Below 2V in the Operation section.

Note 5: The equivalent charge of an LSB in the accumulated charge register depends on the I_{PFAK} setting and the internal prescaling factor M. See Choosing the Coulomb Counter Prescaler M section for more information. Note that:

 $1 \text{mA} \cdot \text{hr} = 3.6 \text{A} \cdot \text{s} = 3.6 \text{C}$.

Note 6: The specified accuracy of q_{LSB} in percent is better than that of the corresponding I_{PEAK} because the timebase used for calculating coulombs is internally adjusted to compensate for errors in the actual IPFAK value. The Total Coulomb Counter Error specified includes any inaccuracy in q_{LSB} .

Note 7: This parameter is production tested only for the 100mA I_{PEAK} setting. For the other I_{PEAK} settings it is guaranteed by extension due to the internal design architecture and operation.

TIMING DIAGRAM

Figure 1. Definition of Timing on I2C Bus

TYPICAL PERFORMANCE CHARACTERISTICS

3.6V, 100mA IPEAK unless otherwise noted.

Supercapacitor Balancer Source/ $\boldsymbol{\mathsf{Sink}}$ Current

 $T_A = 25^\circ \text{C}$, $BAT _IN = BAT _OUT = AV_{CC} = DV_{CC} =$

Supercapacitor Balancer Source Current Source Current

Coulomb Counter Error in Continuous Mode (100mA IPEAK Setting) PEAK

Supercapacitor Balancer Sink Current Sink Current

Total Coulomb Counter Error (5mA IPEAK Setting) PEAK

IPEAK Current vs Temperature (100mA IPEAK Setting) (100mA IPEAK Setting)

Total Coulomb Counter Error (10mA IPEAK Setting) PEAK

TYPICAL PERFORMANCE CHARACTERISTICS

3.6V, 100mA I_{PEAK} unless otherwise noted.

Total Coulomb Counter Error (50mA IPEAK Setting) PEAK

Total Coulomb Counter Error (75mA IPEAK Setting) (75mA IPEAK Setting)

 BAT _IIN = 3.6V, C_{OUT} = 100µF

 \mathbb{I}

TTTTM

Start-Up Current Out of BAT_OUT Pin (IPK[2] = 1 Settings) (IPK[2] = 1 setting)

BAT_OUT LOAD CURRENT (mA) 0.007 0.1 1 10 80

3337 G14

BAT_OUT = 0V

BAT $IN = 2.5V$ BAT ^{$\overline{}$} IN = 3.6V BAT_IN = 5.0V

3337 G17

–5 –4 –3 –2 –1 0 ERROR (%)
--
--

BAT_OUT CURRENT (mA)

BAT_.

╨

$T_A = 25^\circ \text{C}$, $BAT _IN = BAT _OUT = AV_{CC} = DV_{CC} =$

Total Coulomb Counter Error (25mA IPEAK Setting) PEAK 5 4 3 2 ╅╈╈╈╫ BAT IN = 3.6V, C_{OUT} = 100µF ERROR (%) 1 0 –1 –2 Ш –3 –4 Ш $\frac{1}{0.001}$ 0.001 0.01 0.1 1 10 30 BAT_OUT LOAD CURRENT (mA) 3337 G12

Total Coulomb Counter Error (100mA IPEAK Setting) PEAK

Start-Up Current Out of BAT_OUT $Pin (I_{PK}[2] = 0$ Settings)

7

TEMPERATURE (°C) –50 –25 0 25 50 75 100 125

 $- - -$

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $BAT_IN = BAT_OUT = AV_{CC} = DV_{CC} =$

3.6V, 100mA IPEAK unless otherwise noted.

2.0 1.5 1.0 0.5 ERROR (%) 0 –0.5 BAT_OUT = 1.8V –1.0 BAT_OUT = 2.0V BAT_OUT = 2.5V –1.5 BAT_OUT = 3.6V $---$ BAT_OUT = 5.5V ــا 2.0–
50– –50 –25 0 25 50 75 100 125 TEMPERATURE (°C) 3337 G20

Temperature Sensor Error Temperature Sensor Error $AV_{CC} = 3.6V$ TEMPERATURE (°C) –50 –25 0 25 50 75 100 125 –5.0 –3.8 –2.5 –1.3 0 1.3 2.5 3.8 5.0 ERROR (°C) 3337 G21

AVCC Quiescent Current,

BAT_OUT Load Step Transient BAT_OUT Load Step Transient

 BAT _{IN} = 3.6V LOAD STEP FROM 0mA TO 50mA

 $C_{\text{OUT}} = 100 \mu F$ BAT _{IN} = 3.6V LOAD STEP FROM 5mA TO 50mA

PIN FUNCTIONS (LFCSP/WLCSP)

BAL (Pin 1/Pin A1): Supercapacitor Balance Point. The common node of a stack of two supercapacitors (optional) connected to BAT_OUT. A source/sink balancing current of up to ±10mA is available. Tie BAL to GND to disable the balancer and its associated quiescent current.

AV_{CC} (Pin 2/Pin B1): Supply Rail for the Coulomb Counter and SOH Circuits. AV_{CC} is normally connected to BAT OUT, but in some applications may connect to BAT_IN (see Applications Information section).

DV_{CC} (Pin 3/Pin C1): Supply Rail for the I²C Serial Bus and for the IRQ and BATOUT_OK Outputs. DV $_{\rm CC}$ sets the reference level of the SDA and SCL pins for 1^2C compliance.

The external I²C pull-up resistors on SDA and SCL should connect to DV_{CC} . Depending on the application, DV_{CC} can be connected to AV_{CC} or to a separate external supply between 1.8V and 5.5V.

SCL (Pin 4/Pin D1): Serial Clock Input for the I²C Serial Port. The 1^2C input levels are scaled with respect to DV_{CC} for I²C compliance. Do not float.

SDA (Pin 5/Pin D2): Serial Data Input/Output for the I²C Serial Port. The I²C input levels are scaled with respect to DV_{CC} for I^2C compliance. Do not float.

IRQ (Pin 6/Pin D3): Interrupt Output. Logic level output referenced to DV_{CC} . Active low. This pin is normally logic high but will transition low when either the coulomb counter alarm level or one of the temperature warning levels is reached.

BATOUT OK (Pin 7/Pin D4): BATOUT OK Comparator Output. Logic level output referenced to DV_{CC} . This pin is logic high when the BAT_OUT pin is high and in its normal operating range where the coulomb counter is operating properly.

IPK2 (Pin 8/Pin C4): Input Current Limit Select Bit (with IPK0 and IPK1). See IPK0. Do not float.

IPK1 (Pin 9/Pin B4): Input Current Limit Select Bit (with IPK0 and IPK2). See IPK0. Do not float.

IPK0 (Pin 10/Pin A4): Input Current Limit Select Bit (with IPK1 and IPK2). IPK0 should be tied to BAT_IN to select high or to GND to select low to program the desired I_{PFAK} (see Table 1 in the Operation section). Do not float.

BAT_IN (Pin 11/Pin A3): Battery Input Voltage. Connect the battery as close as possible to this pin.

BAT OUT (Pin 12/Pin A2): Battery Output Voltage. Connect the load to this pin.

GND (Exposed Pad Pin 13/Pins B2, B3, C2, C3): Ground. The exposed pad (or center 4 WLCSP balls) must be soldered to the PCB.

9

BLOCK DIAGRAM

Figure 2. Block Diagram

Coulomb Counter (Q)

The LTC3337 integrates a precision coulomb counter which monitors the accumulated charge that is transferred from a primary battery connected to its BAT_IN pin to an output load connected to its BAT_OUT pin. I_{PEAK} is a low dropout current source between BAT_IN and BAT_OUT. The current source value can be set via the input current limit select pins IPK[2:0] (see Table 1).

Table 1. I_{PEAK} Selection

Referring to Figure 3, if BAT_OUT is less than $BAT IN - V_{OUT ~LOW}$ (where $V_{OUT ~LOW}$ is nominally 160mV), the current source is turned on and charge is delivered from BAT_IN to BAT_OUT. After BAT_OUT charges up to BAT_IN – V_{OUT} High (where V_{OUT} High is nominally 110mV), the current source is turned off.

The capacitor connected between BAT_OUT and ground supports the load while the current source is off and should have a minimum value of 100 μ F for the 100mA $I_{\rm PFAK}$ setting. See Table 11 in the Applications Information section.

A hysteretic comparator senses both thresholds and controls the current source timing. The output of the comparator in one state represents the time (t_P) during which the battery is delivering a current equal to I_{PFAK} . This output enables an oscillator having a period T (500ns typical) which is used to increment a counter. The counter output bits represent a precise count of the battery coulombs. The last 2 bytes can be read via 1^2C .

The amount of charge represented by the least significant bit (q_{LSB}) of the accumulated charge register is given in

Figure 3. Coulomb Counter Operation

the Electrical Characteristics table for all 8 I_{PFAK} settings for the case of the default prescaler setting $(M = 0)$. This default prescaler setting uses the full length of the internal counter. See Equation 1.

$$
q_{LSB (M = 0)} = \frac{(2^{46} - 1) \cdot l_{PEAK} \cdot T}{65535}
$$
 (1)

Choosing the Coulomb Counter Prescaler M

To preserve adequate digital resolution for a wide range of battery capacities and I_{PEAK} current values, the LTC3337 includes a programmable prescaler. The user can set the prescaler value from 0 to 15 by writing bits A[3:0] (see Table 3). Note that the default value for the prescaler is 0.

To use the majority of the range of accumulated charge register B, the prescaler value (M) should be chosen for a given battery capacity Q_{BAT} based on Equation 2.

$$
M = \log_2\left(\frac{q_{LSB} \cdot 65535}{Q_{BAT}}\right) \tag{2}
$$

where Q_{BAT} is the battery capacity and q_{LSB} is the typical value (for $M = 0$) from the Electrical Characteristics table for the selected I_{PFAK} . M must be an integer, so the result of Equation 2 must be rounded down to the nearest integer value. M has a maximum value of 15.

A smaller capacity battery will require a higher prescaler value M than a larger capacity battery for the same I_{PEAK} . Likewise, a lower I_{PEAK} will require a lower prescaler value M than a higher I_{PFAK} for the same capacity battery. The amount of charge represented by the least significant bit ($q_{LSB/M}$) of the accumulated charge register is given by Equation 3.

$$
q_{LSB_M} = \frac{q_{LSB}}{2^M}
$$
 (3)

where q_{LSB} is the typical (M = 0) value in the Electrical Characteristics table for the selected I_{PFAK} .

AV_{CC} Pin Connection

The AV_{CC} pin serves as the power supply for all internal LTC3337 circuits and can be connected to BAT_IN or to BAT_0 UT. With AV_{CG} connected to BAT $_0$ UT, the coulomb counter counts all coulombs coming out of the battery, including those associated with the LTC3337's own quiescent current, which effectively parallels the output load at BAT_OUT. When connecting AV_{CC} to BAT_IN, the LTC3337's own quiescent current represents an error on coulombs out of the battery. However, coulombs associated purely with the output load are now more accurately counted, and this may be beneficial in output power metering applications. In this second option a scaling factor of minus 1.6% needs to be applied to all coulomb counter measurements.

Battery Voltage (V) and Battery Impedance (Z) Monitors

The LTC3337 includes a 12-bit analog-to-digital converter (ADC), which is used to measure the battery voltage at the BAT_IN pin, the BAT_OUT pin voltage, and the LTC3337 die temperature.

The BAT_IN pin voltage is sampled when the coulomb counter is delivering a known I_{PEAK} pulse (V_{BAT_IN(ON)}). The ADC converts this sampled value to a 12-bit value with an LSB = 1.465mV. The conversion time is typically 3.5ms. The BAT_IN voltage is then sampled a second time when the coulomb counter is delivering zero current,

 $(V_{BAT~IN(OFF)})$. After a second conversion time, the last stored value is readable from register D (for V_{BAT} $_{IN(ON)}$) and register E (for $V_{BAT~IN(OFF)}$). See Table 2, Table 6, and Table 7.

The voltage measurement is performed only every 1024 on-cycles to minimize the AV_{CC} quiescent current.

Battery impedance can be calculated from the above two conversion values: $Z = (V_{BAT_IN(OFF)} - V_{BAT_IN(ON)})/I_{PEAK}$ based on the last stored values in registers D and E.

The BAT_OUT voltage is also sampled when the I_{PFAK} current source turns on ($V_{BAT\ OUT(ON)}$) and sampled a second time when the I_{PFAK} current source turns off $(V_{BAT~OUT(OFF)})$. Again after two conversion times, the last stored values are readable from register F (for V_{BAT} $_{\text{OUT(ON)}}$) and register G (for V_{BAT_OUT(OFF)}). See Table 2, Table 8, and Table 9. Just like for the BAT_IN voltages these voltage measurements are performed only every 1024 on-cycles to minimize the AV_{CC} quiescent current.

Temperature Monitor (T)

The LTC3337 also measures its own die temperature and stores it in an 8-bit register. This temperature measurement is also taken only every 1024 on-cycles. The last stored value can be read from the 8MSBs in register C. See Table 2 and Table 5.

I 2C Interface

The 7-bit hard wired I²C address of the LTC3337 is 1100100[R/W]. The LTC3337 is a slave-only device meaning that the serial clock line (SCL) is only an input while the serial data line (SDA) is bidirectional.

Internal Registers

The LTC3337 has 8 internal sub-addressed $1²C$ registers, as shown in Table 2. Registers A and H are write-only registers, register B is read/write, and registers C, D, E, F, and G are read-only, as shown in Table 2 through Table 10.

Table 2. Register Map

Table 3. Write Register A (Address 01h)

Table 4. Read/Write Register B (Address 02h)

Table 5. Read Register C (Address 03h)

The die temperature DIE_TEMP can be calculated by using Equation 4.

$$
DIE_TEMP = T_{LSB} \cdot COUNT_C - 41^{\circ}C \tag{4}
$$

where T_{LSB} is the typical value in the Electrical Characteristics table and $COUNT_C$ is the 8MSBs of Register C.

Table 6. Read Register D (Address 04h)

The battery voltage $\mathsf{V}_{\mathsf{BAT_IN(ON)}}$ can be obtained from the count in register D (COUNT_D) by using Equation 5.

$$
V_{BAT_IN(ON)} = V_{LSB} \cdot COUNT_D \tag{5}
$$

where V_{LSB} is the typical value in the Electrical Characteristics table.

Table 7. Read Register E (Address 05h)

The battery voltage V_{BAT} IN(OFF) can be obtained from the count in register E (COUNT_F) by using Equation 6.

$$
V_{BAT_IN(OFF)} = V_{LSB} \cdot COUNT_E
$$
 (6)

where V_{LSB} is the typical value in the Electrical Characteristics table.

Battery impedance can be calculated from the above two conversion values: $Z = (V_{BAT} \cdot IN(OFF) - V_{BAT} \cdot IN(ON))/I_{PEAK}$.

Table 8. Read Register F (Address 06h)

The BAT_OUT voltage V_{BAT} $_{OUT(ON)}$ can be obtained from the count in register F (COUNT_F) by using Equation 7.

$$
V_{BAT_OUT(ON)} = V_{LSB} \cdot COUNT_F
$$
 (7)

where V_{LSB} is the typical value in the Electrical Characteristics table.

Table 9. Read Register G (Address 07h)

The BAT_OUT voltage V_{BAT_OUT(OFF)} can be obtained from the count in register G (COUNT_G) by using Equation 8.

$$
V_{BAT_OUT(OFF)} = V_{LSB} \cdot COUNT_G \tag{8}
$$

where V_{LSB} is the typical value in the Electrical Characteristics table.

Table 10. Write Register H (Address 08h)

Counter Check Test

Setting bit $A[5] = 1$ allows the user to verify that the coulomb counter is operating correctly without having to wait for the accumulated charge register to increment from 0000h. In this mode the input clock of the ripple counter is output to the \overline{IRQ} pin. The coulombs represented by each transition on the \overline{IRQ} pin (time between two consecutive rising edges) is: $q_{LSB/M}/2(24-M)$, where q_{LSB} is given in the Electrical Characteristics table for each I_{PFAK} setting.

Alarms

Alarms cause the \overline{IRQ} pin to be pulled low. The user can read register C to determine what caused the alarm. The alarm can then be cleared by writing a 1 to bit A[4]. The clear interrupt bit itself is self-clearing after action is taken on the IRQ pin.

If another alarm occurs while clearing a previous alarm, the \overline{IRQ} pin will go high for 1 μ s (typical) before returning low again. At this time, the clear interrupt bit A[4] is also reset to zero.

There are 4 different fault/alarm conditions:

- 1. A coulomb counter overflow (C[0] is high) due to an improperly chosen prescaler (M) value causing the ripple counter to overflow. After the alarm is cleared the \overline{IRQ} pin is released for 1 μ s and later pulled low again unless register C is overwritten with a lower value.
- 2. The preset alarm level is reached (C[1] is high) when the 8MSBs of the ripple counter are equal to or higher than the 8MSBs in register A (Coulomb Counter Alarm Threshold). The user should increase the alarm threshold in A[15:8] bits and write bit A[4] to 1 to

clear the alarm. The alarm threshold is only checked when the LSB of the accumulator register changes or when a write to register B or register A is done via $1²C$. Therefore, if bit A[4] is set to 1 to clear an alarm interrupt without also changing the contents of register A and/or B, and this occurs during a long I_{PFAK} source off time, the \overline{IRQ} pin is cleared and will not go back high again until the LSB bit of register B again changes. This could require several I_{PFAK} cycles.

- 3. The cold threshold of the die temperature alarm is reached (C[2] is high) due to the measured die temperature in C[15:8] being equal to or lower than the cold temperature threshold set in register H.
- 4. The hot threshold of the die temperature alarm is reached (C[3] is high) due to the measured die temperature in C[15:8] being equal to or higher than the hot temperature threshold set in register H.

Extended Battery Range Below 2V

When the coulomb counter is operating, the BAT OUT voltage is lower than the BAT_IN voltage by a controlled amount (typically 110mV to 160mV). The coulomb counter works properly for BAT_IN voltages down to 2V and for BAT_OUT voltages down to 1.8V. The BAT_IN range can be somewhat extended down below 2.0V by setting bit $A[6] = 1$. This action disables the coulomb counter and the peak current limit I_{PEAK} and creates a low impedance connection between BAT_IN and BAT_OUT.

Because the current limit circuitry is disabled in this mode, care must be taken not to exceed the absolute maximum current rating of the BAT_OUT pin. Although this mode can be entered at any BAT_IN voltage, it is really only intended (and recommended) for "last gasp" end-of-life 2V and below operation.

The temperature monitor and the BAT_IN voltage monitor are still functional down to 1.8V on BAT_IN. These values can still be read on request by issuing a read command via I2C.

Supercapacitor Balancer (Optional)

An integrated supercapacitor balancer with 62nA of quiescent current from the BAT_OUT pin is available to balance a stack of two supercapacitors at the BAT_OUT pin. The BAL pin is tied to the middle of the stack and can source or sink 10mA to regulate the BAL pin's voltage to half that of the BAT_OUT pin's voltage. To disable the balancer and its associated quiescent current, tie the BAL pin to ground.

Advantages of Supercapacitors

Supercapacitors are used in many power-management applications requiring many rapid charge/discharge cycles for short term power needs. Supercapacitors have many advantages. For instance, they maintain a long cycle lifetime and thanks to their low equivalent series resistance, supercapacitors provide high power density and high load currents to achieve almost instant charge in seconds.

One disadvantage of supercapacitors is their low energy density. Thus, they can not be used as a continuous power source. Also, the maximum voltage of a single cell is typically only 2.7V. If higher voltage is needed, a second cell must be connected in series.

BAT_OUT Capacitor Selection

A minimum value of capacitance $(C_{O \cup T})$ is required between BAT_OUT and ground. This capacitor determines the I_{PFAK} pulse on and off durations. Its value should be selected based on the maximum current load at the $BAT_$ OUT pin and the I_{PEAK} setting. For best coulomb counter accuracy, it is recommended to have 50μs minimum I_{PFAK} on/off durations (see Equation 9).

$$
I_{PEAK_ON} \text{ time}(min) = \frac{C_{OUT} \cdot V_{HYST}}{I_{PEAK}}
$$
\n(9)

$$
I_{PEAK_OFF} \text{ time}(min) = \frac{C_{OUT} \cdot V_{HYST}}{I_{LOAD(MAX)}}
$$

where $V_{H YST}$ is the voltage ripple value between V_{OUT} HIGH and $V_{\text{OUT LOW}}$. See Figure 3. The hysteresis is nominally set to 50mV.

For the 100mA I_{PFAK} setting and a maximum load current of 100mA, a 100µF C_{OUT} capacitor is recommended. See Table 11 for recommended C_{OUT} values for the other IPEAK settings.

IPK ₂	IPK1	IPKO	IPEAK	RECOMMENDED c_{out}
0	0	0	5 _m A	$4.7 \mu F$
N			10 _m A	$10\mu F$
N		0	15 _m A	$15\mu F$
N			20 _m A	$22\mu F$
		O	25mA	$33\mu F$
	ŋ		50 _m A	$47 \mu F$
		O	75 _m A	82µF
			100mA	$100\mu F$

Table 11. Recommended Minimum C_{OUT} Values for Each **IPEAK Selection**

The $V_{\text{OUT HIGH}}$ and $V_{\text{OUT LOW}}$ thresholds are DC levels. The actual AC values seen in application will be outside of these levels due to finite delay in the hysteretic comparator.

Battery ESR and Voltage Ripple

The ripple voltage between BAT_IN and BAT_OUT is also affected by the battery ESR value. For maximum coulomb counter accuracy, it is recommended to choose a battery such that $ESR \cdot I_{PFAK}$ is much smaller than the hysteresis. ESR \bullet I_{PEAK} larger than the hysteresis generates very short I_{PFAK} pulses. If the duration is shorter than typically 3µs the ADC cannot correctly measure the BAT_ IN and BAT_OUT voltages. An alternative is to increase the BAT_IN capacitor to a minimum of 10µF. The input capacitor helps in increasing the I_{PFAK} pulse duration. If the BAT_IN capacitor is too big the battery impedance measurement accuracy will suffer because it slows down BAT_IN voltage movement when I_{PEAK} turns on/off.

Maximum Load at BAT_OUT

The maximum continuous load at BAT_OUT cannot exceed I_{PFAK} or the output will lose regulation. The maximum instantaneous load, however, can exceed I_{PFAK} for short durations, provided that the overall average load does not. During the "bursts", extra current is provided by the BAT_OUT capacitor and the BAT_OUT voltage discharges slightly. The length of the burst and the amount of acceptable BAT_OUT voltage droop will determine the required size of the BAT_OUT capacitor.

For low voltage (BAT IN~2V) operation with bit $A[6]=1$, the maximum load is no longer limited by IPEAK, but rather by the absolute maximum rating of the BAT_OUT pin itself.

Figure 4. BAT_OUT Load Step Transient with High Instantaneous Current

I 2C Interface

The LTC3337 communicates with a bus master using the standard ²C 2-wire serial interface. The Timing Diagram (Figure 1) shows the relationship of the signals on the bus.

The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors are required on these lines. The I²C control signals, SDA and SCL, are referenced internally to the DV_{CC} supply. DV_{CC} should be connected to the same power supply as the bus pull-up resistors.

 DV_{CC} can be connected to AV_{CC} or to a separate external supply between 1.8V and 5.5V.

Bus Speed

The 1^2C port is designed to operate at speeds of up to 400kHz. It has built-in timing delays to ensure correct operation when addressed from an I²C compliant master device. It also contains input filters designed to suppress glitches.

START and STOP Conditions

A bus master signals the beginning of communications by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high. The master may transmit either the slave write address or the slave read address. Once data is written to the LTC3337, the master may transmit a STOP condition which commands the LTC3337 to act upon its new command set. A STOP condition is sent by the master by transitioning SDA from low to high while SCL is high.

Byte Format

Each frame sent to or received from the LTC3337 must be eight bits long. The most significant bit (MSB) must be sent first. The eight bits are followed by an extra clock cycle for the acknowledge bit. The read or written data is always 2 bytes. The least significant byte is sent before the most significant byte.

Master and Slave Transmitters and Receivers

Devices connected to an I2C bus may be classified as either master or slave. A typical bus is composed of one or more master devices and several slave devices.

Some devices can act as either a master or a slave, but they may not change roles while a transaction is in progress.

The transmitter/receiver relationship is distinct from that of master and slave. The transmitter is responsible for control of the SDA line during the eight-bit data portion of each frame. The receiver is responsible for control of the SDA line during the ninth and final acknowledge clock cycle of each frame.

All transactions are initiated by the master with a START or repeat START condition. The master controls the active (falling) edge of each clock pulse on SCL, regardless of its status as transmitter or receiver. The slave device never brings SCL low.

The LTC3337 does not clock stretch and will never hold SCL low under any circumstance.

The master device begins each 1^2C transaction as the transmitter and the slave device begins each transaction as the receiver. For bus write operations, the master acts as the transmitter and the slave acts as receiver for the duration of the transaction. For bus read operations, the master and slave exchange transmit/receive roles following the address frame for the remainder of the transaction.

Acknowledge

The acknowledge signal (ACK) is used for handshaking between the transmitter and receiver. When the LTC3337 is written to, it acknowledges its write address as well as the subsequent data bytes as a slave receiver. When it is read from, the LTC3337 acknowledges its read address as a slave receiver. The LTC3337 then changes to a slave transmitter and the master receiver may optionally acknowledge receipt of the following data byte from the LTC3337.

The acknowledge related clock pulse is always generated by the bus master. The transmitter (master or slave) releases the SDA line (high) during the acknowledge clock cycle.

The receiver (slave or master) pulls down the SDA line during the acknowledge clock pulse so that it is a stable low during the high period of this clock pulse.

When the LTC3337 is read from, it releases the SDA line after the eighth data bit so that the master may acknowledge receipt of the data. The $1²C$ specification calls for a not acknowledge (NACK) by the master receiver following the last data byte during a read transaction. Upon receipt of the NACK, the slave transmitter is instructed to release control of the bus. Because the LTC3337 transmits two bytes of data under all circumstances, a master acknowledging or not acknowledging the data sent by the LTC3337 has no consequence. The LTC3337 will release the bus after 2 bytes in either case.

Slave Address

The LTC3337 responds to a 7-bit address which has been factory programmed to 1100100 $[R/\overline{W}]$. The LSB of the address byte, known as the read/write bit, should be 0 when writing data to the LTC3337, and 1 when reading data from it. Considering the address an 8-bit word, then the write address is 0xC8, and the read address is 0xC9.

The LTC3337 will acknowledge both its read and write addresses.

Sub-Addressed Access

The LTC3337 has five read registers, two write registers and one read/write register. They are accessed by the I^2C port via a sub-addressed pointer system where each sub-address value points to one of the eight registers within the LTC3337. See Table 2 for sub-address information.

The sub-address pointer is always the first byte written immediately following the LTC3337 write address during bus write operations. The sub-address pointer value persists after the bus write operation and will determine

Figure 5. I2C Reading and Writing Protocol

which data byte is returned by the LTC3337 during any subsequent bus read operations. See Figure 5.

Bus Write Operation

The bus master initiates communication with the LTC3337 with a START condition and the LTC3337's write address.

If the address matches that of the LTC3337, the LTC3337 returns an acknowledge. The bus master should then deliver the sub-address. The sub-address value is transferred to a special pointer register within the LTC3337 upon the return of the sub-address acknowledge bit by the LTC3337.

If the master wishes to continue the write transaction, it may then deliver the 2 data bytes. The data bytes are transferred to an internal pending data register at the location of the sub-address pointer when the LTC3337 acknowledges both data bytes. The acknowledge bit is sent at the end of each byte. The LTC3337 is then ready to receive a new sub-address, optionally repeating the [SUB-ADDRESS] [DATA-byte1] [DATA-byte2] cycle indefinitely. The master may terminate communication with the LTC3337 with either a repeat START or a STOP condition. If a repeat START condition is initiated by the master, the LTC3337, or any other chip on the $1²C$ bus, can then be addressed.

The LTC3337 will remember, but not act on, the last input of valid data that it received at each sub-address location.

This cycle can also continue indefinitely. Once all chips on the bus have been addressed and sent valid data, a global STOP can be sent and the LTC3337 will immediately update all of its command registers with the most recent pending data that it had previously received.

Bus Read Operation

Only one sub-addressed data register is accessible during each bus read operation. The data returned by the LTC3337 is from the data register pointed to by the contents of the sub-address pointer register. The pointer register contents are determined by the previous bus write operation. In preparation for a bus read operation, it may be advantageous for a bus master to prematurely terminate a write transaction with a STOP or repeat START condition. The last transmitted byte then represents a pointer to the register of interest for the subsequent bus read operation.

The bus master reads status data from the LTC3337 with a START or repeat START condition followed by the LTC3337 read address. If the read address matches that of the LTC3337, the LTC3337 returns an acknowledge.

Following the acknowledgment of its read address, the LTC3337 returns one bit of status information for each of the next eight clock cycles from the register selected by the sub-address pointer (LSB first data byte). The SDA line stays high for 1-clock cycle after the first 8 bits and after LTC3337 returns the second data byte (MSB). Additional clock cycles from the master after the 2 data bytes have been read will leave the SDA line high. The LTC3337 will never acknowledge any bytes during a bus read operation except for its read address.

To read a different register, a write transaction must be initiated with a START or repeat START followed by the LTC3337 write address and sub-address pointer byte before the read transaction may be repeated.

When the contents of the sub-address pointer register point to write-only registers (A, H), the data returned in a bus read operation is the pending command data at that location if it had been modified since the last STOP condition. After a STOP condition, all pending data is copied to the command registers for immediate effect.

When the contents of the sub-address pointer register point to the writable and readable register B, the data returned in a bus read operation is data at that location, not the pending command data from the previous write operation. After a STOP condition, all pending data is copied to the command registers for immediate effect and a subsequent read operation can read the effect.

When the contents of the sub-address pointer register point to the read-only registers (C, D, E, F, G), the data returned is a snapshot of the state of the LTC3337 at a particular instant in time. If no interrupt requests are pending, the status data is sampled when the LTC3337 acknowledges its read address, just before the LTC3337 begins data transmission during a bus read operation. If the read address is acknowledged during an ADC conversion or I_{PFAK} pulse the status data reported is the one from the previous ADC conversion or end of the last I_{PEAK} pulse.

When an alarm/fault occurs, the IRQ pin is driven low and data is latched in bits C[3:0] of status register C at that moment. Any subsequent read operation from register C will return these frozen C[3:0] bits to facilitate determination of the cause of the interrupt request.

After the bus master clears the LTC3337 interrupt request, bits C[3:0] of the status latches are cleared. Bus read operations will then again return either a snapshot of the data at the time of the read address acknowledge, after an ADC conversion, after the $I_{\rm PFAK}$ pulse, or at the time of the next interrupt assertion, whichever comes first.

PC Board Layout

Despite its ultralow current operation, all high impedance nodes of the LTC3337 are inside the IC, and therefore, no special layout is needed. The positive terminals of the input and output capacitors should be connected as close as possible to the BAT_IN and BAT_OUT pins, respectively, and the negative terminals as close as possible to the GND pin.

Microprocessor Application with High Load Peak Current and Supercapacitor

Battery with High ESR Powering a Step-Down Converter and a Microprocessor with a Wireless Transmitter, All Coulombs Counted

Primary Battery SOH Monitor with 12V Converter

Paralleling Two LTC3337s for Higher Current Loads

NOTE: SINCE THE TWO LTC3337 HAVE THE SAME I2C ADDRESS, EXTERNAL CHIP SELECT LOGIC MUST BE IMPLEMENTED TO INDIVIDUALLY ADDRESS THEM.

PACKAGE DESCRIPTION

RC Package 12-Lead Plastic LFCSP (2mm × **2mm)**

RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

Rev. A

PACKAGE DESCRIPTION

16-Ball Wafer Level Chip Scale Package (WLCSP) (CB-16-20) Dimensions Shown in Millimeters

03-05-2019-A

REVISION HISTORY

SmartMesh Mote with Supercapacitors for Wireless Mesh Networks

RELATED PARTS

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Battery Management](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/battery-management) *category:*

Click to view products by [Analog Devices](https://www.xonelec.com/manufacturer/analogdevices) *manufacturer:*

Other Similar products are found below :

[NCP1851BFCCT1G](https://www.xonelec.com/mpn/onsemiconductor/ncp1851bfcct1g) [NCP1855FCCT1G](https://www.xonelec.com/mpn/onsemiconductor/ncp1855fcct1g) [FAN54063UCX](https://www.xonelec.com/mpn/onsemiconductor/fan54063ucx) [MP2615GQ-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp2615gqp) [LC05132C01NMTTTG](https://www.xonelec.com/mpn/onsemiconductor/lc05132c01nmtttg) [ISL95522HRZ](https://www.xonelec.com/mpn/renesas/isl95522hrz) [BD8665GW-E2](https://www.xonelec.com/mpn/rohm/bd8665gwe2) [ISL9538HRTZ](https://www.xonelec.com/mpn/renesas/isl9538hrtz) [ISL95522AIRZ](https://www.xonelec.com/mpn/renesas/isl95522airz) [S-82D1AAA-A8T2U7](https://www.xonelec.com/mpn/ablic/s82d1aaaa8t2u7) [S-8224ABA-I8T1U](https://www.xonelec.com/mpn/seiko/s8224abai8t1u) [MP2615CGQ-P](https://www.xonelec.com/mpn/monolithicpowersystems/mp2615cgqp) [ISL6251HRZ](https://www.xonelec.com/mpn/renesas/isl6251hrz) [ISL6253HRZ](https://www.xonelec.com/mpn/renesas/isl6253hrz) [ISL6292-2CR3](https://www.xonelec.com/mpn/renesas/isl62922cr3) [ISL6292BCRZ-T](https://www.xonelec.com/mpn/renesas/isl6292bcrzt) [ISL6299AIRZ](https://www.xonelec.com/mpn/renesas/isl6299airz) [ISL9211AIRU58XZ-T](https://www.xonelec.com/mpn/renesas/isl9211airu58xzt) [ISL9214IRZ](https://www.xonelec.com/mpn/renesas/isl9214irz) [ISL9220IRTZ-T](https://www.xonelec.com/mpn/renesas/isl9220irtzt) [FAN54161UCX](https://www.xonelec.com/mpn/onsemiconductor/fan54161ucx) [SY6982CQDC](https://www.xonelec.com/mpn/silergy/sy6982cqdc) [IP6566_AC_30W_ZM](https://www.xonelec.com/mpn/injoinic/ip6566ac30wzm) [WS3221C-6/TR](https://www.xonelec.com/mpn/willsemiconductor/ws3221c6tr) [ADBMS1818ASWAZ-RL](https://www.xonelec.com/mpn/analogdevices/adbms1818aswazrl) [ADBMS6815WCSWZ](https://www.xonelec.com/mpn/analogdevices/adbms6815wcswz) [ML5245-005AMBZ07CX](https://www.xonelec.com/mpn/rohm/ml5245005ambz07cx) [ADBMS1818ASWZ-](https://www.xonelec.com/mpn/analogdevices/adbms1818aswzr7)[R7](https://www.xonelec.com/mpn/analogdevices/adbms1818aswzr7) [KA49503A-BB](https://www.xonelec.com/mpn/nuvoton/ka49503abb) [SC33771CTA1MAE](https://www.xonelec.com/mpn/nxp/sc33771cta1mae) [BQ24060DRCR](https://www.xonelec.com/mpn/texasinstruments/bq24060drcr) [BQ7695202PFBR](https://www.xonelec.com/mpn/texasinstruments/bq7695202pfbr) [BQ21080YBGR](https://www.xonelec.com/mpn/texasinstruments/bq21080ybgr) [BQ771809DPJR](https://www.xonelec.com/mpn/texasinstruments/bq771809dpjr) [BQ24179YBGR](https://www.xonelec.com/mpn/texasinstruments/bq24179ybgr) [BQ7693002DBTR](https://www.xonelec.com/mpn/texasinstruments/bq7693002dbtr) [BQ25170DSGR](https://www.xonelec.com/mpn/texasinstruments/bq25170dsgr) [TP4586](https://www.xonelec.com/mpn/tpower/tp4586) [FM2119L](https://www.xonelec.com/mpn/fuman/fm2119l) [FM1623A](https://www.xonelec.com/mpn/fuman/fm1623a) [DW01](https://www.xonelec.com/mpn/shikues/dw01) [BQ25172DSGR](https://www.xonelec.com/mpn/texasinstruments/bq25172dsgr) [DW01S](https://www.xonelec.com/mpn/goodwork/dw01s) [TP4054](https://www.xonelec.com/mpn/goodwork/tp4054) [MP2723GQC-0000-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp2723gqc0000z) [MP26124GR-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp26124grz) [MP2664GG-0000-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp2664gg0000z) [MP26029GTF-0000-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp26029gtf0000z) [MP2695GQ-0000-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp2695gq0000z) [XB5608AJ](https://www.xonelec.com/mpn/xysemi/xb5608aj)