## feATURES

- Regulated Output with Input Above, Below or Equal to the Output
- Single Inductor, No Schottky Diodes
- High Efficiency: Up to 95\%
- $25 \mu \mathrm{~A}$ Quiescent Current in Burst Mode ${ }^{\circledR}$ Operation
- Up to 1.2A Continuous Output Current from a Single Lithium-Ion
- True Output Disconnect in Shutdown
- 2.4V to 5.5V Input Range
- 2.4V to 5.25V Output Range
- 1MHz Fixed Frequency Operation
- Synchronizable Oscillator
- Selectable Burst Mode or Fixed Frequency Operation
- <1 $\mu \mathrm{A}$ Quiescent Current in Shutdown
- Small, Thermally Enhanced 12 -Lead ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN package


## APPLICATIOOS

- Handheld Computers
- Handheld Instruments
- MP3 Players
- Digital Cameras
$\boldsymbol{\mathcal { C }}$, LT, LTC, LTM, Linear Technology, Burst Mode and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.


## High Current Micropower Synchronous Buck-Boost DC/DC Converter DESCRIPTION

The LTC ${ }^{\circledR 3441 ~ i s ~ a ~ h i g h ~ e f f i c i e n c y, ~ f i x e d ~ f r e q u e n c y, ~ b u c k-~}$ boost DC/DC converter that operates efficiently from input voltages above, below or equal to the output voltage. The topology incorporated in the IC provides a continuous transfer function through all operating modes, making the product ideal for single lithium ion or multicell applications where the output voltage is within the battery voltage range.
The device includes two $0.10 \Omega \mathrm{~N}$-channel MOSFET switches and two $0.11 \Omega$ P-channel switches. External Schottky diodes are optional, and can be used for a moderate efficiency improvement. The operating frequency is internally set to 1 MHz and can be synchronized up to 1.7MHz. Quiescent current is only $25 \mu \mathrm{~A}$ in Burst Mode operation, maximizing battery life in portable applications. Burst Mode operation is user controlled and can be enabled by driving the MODE/SYNC pin high. If the MODE/SYNC pin is driven low or with a clock, then fixed frequency switching is enabled.
Other features include a $1 \mu$ A shutdown, soft-start control, thermal shutdown and current limit. The LTC3441 is available in a thermally enhanced 12-lead ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN package.

## TYPICAL APPLICATION

Li-lon to 3.3V at 1A Buck-Boost Converter



Efficiency vs $V_{\text {IN }}$

# ABSOLUTE MAXIMUM RATINGS <br> (Note 1) <br> $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ Voltage ...................................... -0.3 V to 6V <br> SW1, SW2 Voltage <br> DC. <br> Pulsed < 100ns - 0.3 V to 6 V <br> -. 0.3 V to 7 V <br> SHDN/SS, MODE/SYNC Voltage ................ -0.3 V to 6V <br> Operating Temperature Range (Note 2) .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> Maximum Junction Temperature (Note 4)............. $125^{\circ} \mathrm{C}$ <br> Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ 

pIn CONFIGURATION


DE12 PACKAGE
12-LEAD ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN
$\mathrm{T}_{\text {Jmax }}=125^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=53^{\circ} \mathrm{C} / \mathrm{W}$ 1-LAYER BOARD, $\theta_{\mathrm{JA}}=43^{\circ} \mathrm{C} / \mathrm{W} 4$-LAYER BOARD
$\theta \mathrm{Jc}=4.3^{\circ} \mathrm{C} / \mathrm{W}$, EXPOSED PAD IS PGND (PIN 13)
MUST BE SOLDERED TO PCB

## ORDER InFORMATIOी http://www.linear.com/product/LTC3441\#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3441EDE\#PBF | LTC3441EDE\#TRPBF | 3441 | 12 -Lead $(4 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on nonstandard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

ELECTRICAL CHARACTERISTICS
The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=\mathrm{V}_{O U T}=3.6 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Start-Up Voltage |  | - |  | 2.3 | 2.4 | V |
| Output Voltage Adjust Range |  | $\bullet$ | 2.4 |  | 5.25 | V |
| Feedback Voltage |  | $\bullet$ | 1.19 | 1.22 | 1.25 | V |
| Feedback Input Current | $\mathrm{V}_{\mathrm{FB}}=1.22 \mathrm{~V}$ |  |  | 1 | 50 | nA |
| Quiescent Current-Burst Mode Operation | $\mathrm{V}_{\mathrm{C}}=0 \mathrm{~V}, \mathrm{MODE} / \mathrm{SYNC}=3 \mathrm{~V}($ Note 3) |  |  | 25 | 40 | $\mu \mathrm{A}$ |
| Quiescent Current-- ${ }^{\text {SHDN }}$ | $\mathrm{V}_{\text {OUT }}=\overline{\text { SHDN }}=$ OV, Not Including Switch Leakage |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Quiescent Current-Active | MODE/SYNC = OV (Note 3) |  |  | 520 | 900 | $\mu \mathrm{A}$ |
| NMOS Switch Leakage | Switches B and C |  |  | 0.1 | 7 | $\mu \mathrm{A}$ |
| PMOS Switch Leakage | Switches A and D |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| NMOS Switch On Resistance | Switches B and C |  |  | 0.10 |  | $\Omega$ |
| PMOS Switch On Resistance | Switches A and D |  |  | 0.11 |  | $\Omega$ |
| Input Current Limit |  | $\bullet$ | 2 | 3.2 |  | A |
| Max Duty Cycle | Boost (\% Switch C On) Buck (\% Switch A In) | $\bullet$ | $\begin{gathered} 70 \\ 100 \end{gathered}$ | 88 |  | \% |
| Min Duty Cycle |  | $\bullet$ |  |  | 0 | \% |
| Frequency Accuracy |  | $\bullet$ | 0.85 | 1 | 1.15 | MHz |
| MODE/SYNC Threshold |  | $\bullet$ | 0.4 |  | 1.4 | V |
|  |  |  |  |  |  | 3441fc |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=\mathrm{V}_{O U T}=3.6 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE/SYNC Input Current | $\mathrm{V}_{\text {MODE/SYNC }}=5.5 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Error Amp AV ${ }_{\text {OL }}$ |  |  |  | 90 |  | dB |
| Error Amp Source Current |  |  |  | 14 |  | $\mu \mathrm{A}$ |
| Error Amp Sink Current |  |  |  | 300 |  | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN/SS Threshold }}$ | When IC is Enabled | - | 0.4 | 1 | 1.4 | V |
| $\overline{\text { SHDN/SS Threshold }}$ | When EA is at Max Boost Duty Cycle |  |  | 2 | 2.4 | V |
| $\overline{\overline{S H D N} / S S ~ I n p u t ~ C u r r e n t ~}$ | $V_{\text {SHDN }}=5.5 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3441E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Current measurements are preformed when the outputs are not switching.
Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

## TYPICAL PERFORMANCE CHARACTERISTICS




Load Transient Response, 100 mA to 1 A


Switch Pins in Buck-Boost Mode


Switch Pins Entering Buck-Boost Mode


## LTC3441

## TYPICAL PERFORMANCE CHARACTERISTICS




Feedback Voltage Line Regulation


Active Quiescent Current

3441 G06

3441 G09

Feedback Voltage


Error Amp Source Current


3441 G08



3441 G11

Output Frequency


3441 G12


## TYPICAL PERFORMANCE CHARACTERISTICS



3441614



3441 G15

## PIn fUnCTIOnS

SHDN/SS (Pin 1): Combined Soft-Start and Shutdown. Applied voltage $<0.4 \mathrm{~V}$ shuts down the IC. Tie to $>1.4 \mathrm{~V}$ to enable the IC and $>2.4 \mathrm{~V}$ to ensure the error amp is not clamped from soft-start. An RC from the shutdown command signal to this pin will provide a soft-start function by limiting the rise time of the $\mathrm{V}_{C}$ pin.
GND (Pin 2): Signal Ground for the IC.
PGND (Pins 3, 6, 13 Exposed Pad): Power Ground for the Internal NMOS Power Switches
SW1 (Pin 4): Switch pin where the internal switches A and B are connected. Connect inductor from SW1 to SW2. An optional Schottky diode can be connected from this SW1 to ground. Minimize trace length to keep EMI down.
SW2 (Pin 5): Switch pin where the internal switches C and $D$ are connected. An optional Schottky diode can be connected from SW2 to $\mathrm{V}_{\text {OUT }}$ (it is required where $V_{\text {OUT }}>4.3 \mathrm{~V}$ ). Minimize trace length to keep EMI down.
MODE/SYNC (Pin 7): Burst Mode Select and Oscillator Synchronization.

MODE/SYNC = High: Enable Burst Mode Operation. During the period where the IC is supplying energy to
the output, the inductor peak inductor current will reach 0.8 A and return to zero current on each cycle. In Burst Mode operation the operation is variable frequency, which provides a significant efficiency improvement at light loads. The Burst Mode operation will continue until the pin is driven low.
MODE/SYNC = Low: Disable Burst Mode operation and maintain low noise, constant frequency operation.
MODE/SYNC = External CLK : Synchronization of the internal oscillator and Burst Mode operation disable. A clock pulse width between 100 ns and $2 \mu \mathrm{~s}$ and a clock frequency between 2.3 MHz and 3.4 MHz (twice the desired frequency) is required to synchronize the IC.

$$
\mathrm{f}_{\text {OSC }}=\mathrm{f}_{\text {SYNC }} / 2
$$

$\mathrm{V}_{\text {OUT }}$ (Pin 8): Output of the Synchronous Rectifier. A filter capacitor is placed from $\mathrm{V}_{\text {Out }}$ to $G N D$. A ceramic bypass capacitor is recommended as close to the $\mathrm{V}_{\text {OUT }}$ and GND pins as possible.
$\mathrm{PV}_{\text {IN }}$ (Pin 9): Power $\mathrm{V}_{\text {IN }}$ Supply Pin. A $10 \mu \mathrm{~F}$ ceramic capacitor is recommended as close to the $\mathrm{PV}_{\mathbb{I N}}$ and PGND pins as possible

## PIn functions

$\mathrm{V}_{\text {IN }}$ (Pin 10): Input Supply Pin. Internal $\mathrm{V}_{\text {CC }}$ for the IC.
$V_{C}$ (Pin 11): Error Amp Output. A frequency compensation network is connected from this pin to the FB pin to compensate the loop. See the section "Compensating the Feedback Loop" for guidelines.

FB (Pin 12): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 2.4 V to 5.25 V . The feedback reference voltage is typically 1.22 V .

$$
\mathrm{V}_{\text {OUT }}=1.22 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

## BLOCK DIAGRAM



## OPERATION

The LTC3441 provides high efficiency, low noise power for applications such as portable instrumentation. The LTC proprietary topology allows input voltages above, below or equal to the output voltage by properly phasing the output switches. The error amp output voltage on the $V_{C}$ pin determines the output duty cycle of the switches. Since the $V_{C}$ pin is a filtered signal, it provides rejection of frequencies from well below the switching frequency. The low $R_{D S(O N), ~ l o w ~ g a t e ~ c h a r g e ~ s y n c h r o n o u s ~ s w i t c h e s ~}^{\text {a }}$ provide high frequency pulse width modulation control at high efficiency. Schottky diodes across the synchronous switch D and synchronous switch B are not required, but provide a lower drop during the break-before-make time (typically 15 ns ). The addition of the Schottky diodes will improve peak efficiency by typically $1 \%$ to $2 \%$. High efficiency is achieved at light loads when Burst Mode operation is entered and when the IC's quiescent current is a low $25 \mu \mathrm{~A}$.

## LOW NOISE FIXED FREQUENCY OPERATION

## Oscillator

The frequency of operation is factory trimmed to 1 MHz . The oscillator can be synchronized with an external clock applied to the MODE/SYNC pin. A clock frequency of twice the desired switching frequency and with a pulse width of at least 100 ns is applied. The oscillator sync range is 1.15MHz to 1.7 MHz (2.3MHz to 3.4 MHz sync frequency).

## Error Amp

The error amplifier is a voltage mode amplifier. The loop compensation components are configured around the amplifier to obtain stability of the converter. The $\overline{\text { SHDN/ }}$ SS pin will clamp the error amp output, $\mathrm{V}_{\mathrm{C}}$, to provide a soft-start function.

## Supply Current Limit

The current limit amplifier will shut PMOS switch A off once the current exceeds 4A typical. Before the switch current limit, the average current limit amp (3.2A typical) will source current into the FB pin to drop the output voltage. The current amplifier delay to output is typically 50 ns .

## Reverse Current Limit

The reverse current limit amplifier monitors the inductor current from the output through switch D. Once a negative inductor current exceeds -800 mA typical, the IC will shut off switch D.

## Output Switch Control

Figure 1 shows a simplified diagram of how the four internal switches are connected to the inductor, $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ and GND. Figure 2 shows the regions of operation for the LTC3441 as a function of the internal control voltage, $\mathrm{V}_{\mathrm{Cl}}$. The $\mathrm{V}_{\mathrm{CI}}$ voltage is a level shifted voltage from the output of the erroramp ( $\mathrm{V}_{\mathrm{C}} \mathrm{pin}$ ) (see Figure 5). The output switches are properly phased so the transfer between operation modes is continuous, filtered and transparent to the user. When $\mathrm{V}_{\text {IN }}$ approaches $\mathrm{V}_{\text {out }}$ the Buck/Boost region is reached where the conduction time of the four switch region is typically 150 ns . Referring to Figures 1 and 2, the various regions of operation will now be described.


Figure 1. Simplified Diagram of Output Switches


Figure 2. Switch Control vs Internal Control Voltage, $\mathrm{V}_{\mathrm{CI}}$

## OPERATION

## Buck Region ( $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }}$ )

Switch $D$ is always on and switch $C$ is always off during this mode. When the internal control voltage, $\mathrm{V}_{\mathrm{CI}}$, is above voltage V1, output A begins to switch. During the offtime of switch A, synchronous switch B turns on for the remainder of the time. Switches $A$ and $B$ will alternate similar to a typical synchronous buck regulator. As the control voltage increases, the duty cycle of switch A increases until the maximum duty cycle of the converter in Buck mode reaches $D_{\text {MAX_BUCK, given by: }}$

$$
\text { Dax__buck }=100-\text { D4sw \% }
$$

where $\mathrm{D}_{\mathrm{SW}}=$ duty cycle \% of the four switch range.

$$
\text { D4sw = (150ns •f) • } 100 \%
$$

where $\mathrm{f}=$ operating frequency, Hz .
Beyond this point the "four switch," or Buck/Boost region is reached.

## Buck/Boost or Four Switch ( $\mathrm{V}_{\text {IN }} \sim \mathrm{V}_{\text {OUT }}$ )

When the internal control voltage, $\mathrm{V}_{\mathrm{C}}$, is above voltage V 2 , switch pair AD remain on for duty cycle $\mathrm{D}_{\text {MAX_BUCK }}$, and the switch pair AC begins to phase in. As switch pair AC phases in, switch pair BD phases out accordingly. When the $\mathrm{V}_{\mathrm{Cl}}$ voltage reaches the edge of the Buck/Boost range, at voltage V 3 , the AC switch pair completely phase out the $B D$ pair, and the boost phase begins at duty cycle $D 4_{\text {sw. }}$.
The input voltage, $\mathrm{V}_{\mathrm{IN}}$, where the four switch region begins is given by:

$$
V_{\text {IN }}=\frac{V_{\text {OUT }}}{1-(150 \mathrm{~ns} \bullet f)} V
$$

The point at which the four switch region ends is given by:

$$
\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}(1-\mathrm{D})=\mathrm{V}_{\text {OUT }}(1-150 \mathrm{~ns} \bullet f) \mathrm{V}
$$

## Boost Region ( $\mathrm{V}_{\text {IN }}$ < $\mathrm{V}_{\text {OUT }}$ )

Switch $A$ is always on and switch $B$ is always off during this mode. When the internal control voltage, $\mathrm{V}_{\mathrm{Cl}}$, is
above voltage V3, switch pair CD will alternately switch to provide a boosted output voltage. This operation is typical to a synchronous boost regulator. The maximum duty cycle of the converter is limited to 88\% typical and is reached when $\mathrm{V}_{\mathrm{Cl}}$ is above V 4 .

## Burst Mode OPERATION

Burst Mode operation is when the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only $25 \mu \mathrm{~A}$. In this mode the output ripple has a variable frequency component that depends upon load current.
During the period where the device is delivering energy to the output, the peak current will be equal to 800 mA typical and the inductor current will terminate at zero current for each cycle. In this mode the typical maximum average output current is given by:

$$
\mathrm{I}_{\text {OUT(MAX)BURST }} \approx \frac{0.2 \bullet \mathrm{~V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {IN }}} \mathrm{A}
$$

Burst Mode operation is user controlled, by driving the MODE/SYNC pin high to enable and low to disable.
The peak efficiency during Burst Mode operation is less than the peak efficiency during fixed frequency because the part enters full-time 4-switch mode (when servicing the output) with discontinuous inductor current as illustrated in Figures 3 and 4. During Burst Mode operation, the control loop is nonlinear and cannot utilize the control voltage from the error amp to determine the control mode, therefore full-time 4 -switch mode is required to maintain the Buck/Boost function. The efficiency below 1 mA becomes dominated primarily by the quiescent current and not the peak efficiency. The equation is given by:

$$
\text { Efficiency Burst } \approx \frac{(\eta b \mathrm{~m}) \cdot \mathrm{I}_{\mathrm{LOA}}}{25 \mu \mathrm{~A}+\mathrm{I}_{\mathrm{LOAL}}}
$$

where ( $\eta \mathrm{bm}$ ) is typically $75 \%$ during Burst Mode operation.

## OPERATION

## Burst Mode Operation to Fixed Frequency Transient Response

When transitioning from Burst Mode operation to fixed frequency, the system exhibits a transient since the modes of operation have changed. For most systems this transient is acceptable, but the application may have stringent input current and/or output voltage requirements that dictate a broad-band voltage loop to minimize the transient. Lowering the DC gain of the loop will facilitate the task (5M from FB to $\mathrm{V}_{\mathrm{C}}$ ) at the expense of DC load regulation. Type 3 compensation is also recommended to broad band the loop and roll off past the two pole response of the LC of the converter (see Closing the Feedback Loop).


Figure 3. Inductor Charge Cycle During Burst Mode Operation

## SOFT-START

The soft-start function is combined with shutdown. When the $\overline{\mathrm{SHDN}} / \mathrm{SS}$ pin is brought above typically 1 V , the IC is enabled but the EA duty cycle is clamped from the $V_{C}$ pin. A detailed diagram of this function is shown in Figure 5. The components $\mathrm{R}_{S S}$ and $\mathrm{C}_{S S}$ provide a slow ramping voltage on the $\overline{\text { SHDN }} / \mathrm{SS}$ pin to provide a soft-start function.


Figure 4. Inductor Discharge Cycle During Burst Mode Operation


Figure 5. Soft-Start Circuitry

## APPLICATIONS InFORMATION

## COMPONENT SELECTION



Figure 6. Recommended Component Placement. Traces Carrying High Current are Direct. Trace Area at FB and $V_{C}$ Pins are Kept Low. Lead Length to Battery Should be Kept Short. $\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\text {IN }}$ Ceramic Capacitors Close to the IC Pins

## Inductor Selection

The high frequency operation of the LTC3441 allows the use of small surface mount inductors. The inductor current ripple is typically set to $20 \%$ to $40 \%$ of the maximum inductor current. For a given ripple the inductance terms are given as follows:

$$
\begin{aligned}
& L>\frac{V_{\text {IN(MIN })} \bullet\left(V_{\text {OUT }}-V_{\text {IN(MIN })}\right) \bullet 100}{f \bullet I_{\text {OUT }(\text { MAX })} \bullet \% \text { Ripple } \bullet V_{\text {OUT }}} H, \\
& \left.L>\frac{V_{\text {OUT }} \cdot\left(V_{\text {IN(MAX }}-V_{\text {OUT }}\right) \cdot 100}{f \bullet I_{\text {OUT }(M A X)} \bullet \% R i p p l e} \bullet \mathrm{~V}_{\text {IN(MAX }}\right) ~ H
\end{aligned}
$$

where $\mathrm{f}=$ operating frequency, Hz
\%Ripple = allowable inductor current ripple, \%
$\mathrm{V}_{\mathrm{IN}(\text { MIN })}=$ minimum input voltage, V
$\mathrm{V}_{\text {IN(MAX) }}=$ maximum input voltage, V
$\mathrm{V}_{\text {OUT }}=$ output voltage, V
IOUT(MAX) = maximum output load current
For high efficiency, choose an inductor with a high frequency core material, such as ferrite, to reduce core loses. The inductor should have low ESR (equivalent series resistance) to reduce the $I^{2} \mathrm{R}$ losses, and must be able to
handlethe peakinductor currentwithout saturating. Molded chokes or chip inductors usually do not have enough core to support the peak inductor currents in the 1 A to 2 A region. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor. See Table 1 for suggested components and Table 2 for a list of component suppliers.

Table 1. Inductor Vendor Information

| SUPPLIER | PHONE | FAX | WEB SITE |
| :--- | :--- | :--- | :--- |
| Coilcraft | (847) 639-6400 | (847) 639-1469 | www.coilcraft.com |
| Coiltronics | (561) 241-7876 | (561) 241-9339 | www.coiltronics.com |
| Murata | USA: <br> (814) 237-1431 <br> (800) 831-9172 | USA: <br> (814) 238-0490 | www.murata.com |
| Sumida | USA: <br> (847) 956-0666 <br> Japan: <br> 81(3) 3607-5111 | (847) 956-0702 | www.japanlink.com/ 3607-5144 <br> sumida |

## Output Capacitor Selection

The bulk value of the capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The steady state ripple due to charge is given by:
$\%$ Ripple_Boost $=\frac{\mathrm{I}_{\text {OUT(MAX })} \cdot\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN(MIN })}\right) \cdot 100}{\mathrm{C}_{\text {OUT }} \cdot \mathrm{V}_{\text {OUT }}{ }^{2} \cdot \mathrm{f}} \%$
$\%$ Ripple_Buck $=\frac{I_{\text {OUT(MAX })} \cdot\left(V_{\text {IN(MAX })}-V_{\text {OUT }}\right) \cdot 100}{\mathrm{C}_{\text {OUT }} \cdot \mathrm{V}_{\text {IN(MAX })} \cdot \mathrm{V}_{\text {OUT }} \cdot f} \%$
where $\mathrm{C}_{\text {OUT }}=$ output filter capacitor, F
The output capacitance is usually many times larger in order to handle the transient response of the converter. For a rule of thumb, the ratio of the operating frequency to the unity-gain bandwidth of the converter is the amount the output capacitance will have to increase from the above calculations in order to maintain the desired transient response.

The other component of ripple is due to the ESR (equivalent series resistance) of the output capacitor. Low ESR capacitors should be used to minimize output voltage ripple. For surface mountapplications, Taiyo Yuden ceramic capacitors, AVX TPS series tantalum capacitors or Sanyo POSCAP are recommended.

## APPLICATIONS INFORMATION

## Input Capacitor Selection

Since the $\mathrm{V}_{\text {IN }}$ pin is the supply voltage for the IC it is recommended to place at least a $4.7 \mu \mathrm{~F}$, low ESR bypass capacitor.

Table 2. Capacitor Vendor Information

| SUPPLIER | PHONE | FAX | WEB SITE |
| :--- | :--- | :--- | :--- |
| AVX | $(803) 448-9411$ | $(803) 448-1943$ | www.avxcorp.com |
| Sanyo | $(619) 661-6322$ | $(619) 661-1055$ | www.sanyovideo.com |
| Taiyo Yuden | $(408) 573-4150$ | $(408) 573-4159$ | www.t-yuden.com |

## Optional Schottky Diodes

The Schottky diodes across the synchronous switches B and D are not required ( $\mathrm{V}_{\text {OUT }}<4.3 \mathrm{~V}$ ), but provide a lower drop during the break-before-make time (typically 15 ns ) of the NMOS to PMOS transition, improving efficiency. Use a Schottky diode such as an MBRM120T3 or equivalent. Do not use ordinary rectifier diodes, since the slow recovery times will compromise efficiency. For applications with an output voltage above 4.3V, a Schottky diode is required from SW2 to $\mathrm{V}_{\text {OUT }}$.

## Output Voltage < 2.4V

The LTC3441 can operate as a buck converter with output voltages as low as 0.4 V . The part is specified at 2.4 V minimum to allow operation without the requirement of a Schottky diode. Synchronous switch D is powered from $V_{\text {OUT }}$ and the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ will increase at low output voltages, therefore a Schottky diode is required from SW2 to $\mathrm{V}_{\text {OUT }}$ to provide the conduction path to the output.

## Output Voltage > 4.3V

A Schottky diode from SW to $\mathrm{V}_{\text {OUT }}$ is required for output voltages over 4.3V. The diode must be located as close to the pins as possible in order to reduce the peak voltage on SW2 due to the parasitic lead and trace inductance.

## Input Voltage > 4.5V

For applications with input voltages above 4.5 V which could exhibit an overload or short-circuit condition, a $2 \Omega / 1 \mathrm{nF}$ series snubber is required between the SW1 pin and GND. A Schottky diode from SW1 to $\mathrm{V}_{\text {IN }}$ should also be added as close to the pins as possible. For the higher
input voltages, $\mathrm{V}_{\text {IN }}$ bypassing becomes more critical; therefore, a ceramic bypass capacitor as close to the $V_{\text {IN }}$ and GND pins as possible is also required.

## Operating Frequency Selection

Additional quiescent current due to the output switches GATE charge is given by:

Buck: $\left(0.8 \bullet \mathrm{~V}_{\mathrm{IN}} \bullet \mathrm{f}\right) \mathrm{mA}$
Boost: $\left[0.4 \bullet\left(V_{\text {IN }}+V_{\text {OUT }}\right) \bullet f\right] ~ m A$
Buck/Boost: [ $f$ • $\left(1.2 \bullet \mathrm{~V}_{\text {IN }}+0.4 \bullet \mathrm{~V}_{\text {OUT }}\right)$ ] mA
where $\mathrm{f}=$ switching frequency in MHz

## Closing the Feedback Loop

The LTC3441 incorporates voltage mode PWM control. The control to output gain varies with operation region (Buck, Boost, Buck/Boost), but is usually no greater than 15. The output filter exhibits a double pole response is given by:

$$
\mathrm{f}_{\mathrm{FILTER} \_P O L E}=\frac{1}{2 \bullet \pi \bullet \sqrt{L \cdot \mathrm{C}_{O U T}}} \mathrm{~Hz}
$$

(in buck mode)

$$
\mathrm{f}_{\text {FILTER_POLE }}=\frac{\mathrm{V}_{\text {IN }}}{2 \cdot \mathrm{~V}_{\text {OUT }} \cdot \pi \cdot \sqrt{\mathrm{L}^{\bullet \mathrm{C}_{\text {OUT }}}}} \mathrm{H}_{\bar{z}}
$$

(in boost mode)
Where $L$ is in Henries and $\mathrm{C}_{0 \text { UT }}$ is the output filter capacitor in Farads.

The output filter zero is given by:

$$
\mathrm{f}_{\text {FILTER_ZERO }}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{\text {ESR }} \bullet \mathrm{C}_{O U T}} \mathrm{~Hz}
$$

where $R_{E S R}$ is the capacitor equivalent series resistance.
A troublesome feature in Boost mode is the right-half plane zero (RHP), and is given by:

$$
\mathrm{f}_{\mathrm{RHPZ}}=\frac{\mathrm{V}_{\text {IN }}^{2}}{2 \bullet \pi \bullet \mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{~L} \cdot \mathrm{~V}_{\mathrm{OUT}}} \mathrm{~Hz}
$$

The loop gain is typically rolled off before the RHP zero frequency.

## APPLICATIONS InFORMATION

A simple Type I compensation network can be incorporated to stabilize the loop but at a cost of reduced bandwidth and slower transient response. To ensure proper phase margin, the loop requires to be crossed over a decade before the LC double pole.

The unity-gain frequency of the error amplifier with the Type I compensation is given by:


Figure 7. Error Amplifier with Type I Compensation


Figure 8. Error Amplifier with Type III Compensation


Most applications demand an improved transient response to allow a smaller output filter capacitor. To achieve a higher bandwidth, Type III compensation is required. Two zeros are required to compensate for the double-pole response.


Which is extremely close to DC

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{ZERO} 1}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{Z}} \cdot \mathrm{C}_{\mathrm{P} 1}} \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{ZERO} 2}=\frac{1}{2 \cdot \pi \cdot \mathrm{R} 1 \cdot \mathrm{C}_{\mathrm{Z} 1}} \mathrm{~Hz} \\
& \mathrm{f}_{\text {POLE2 }}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{Z}} \cdot \mathrm{C}_{\mathrm{P} 2}} \mathrm{~Hz}
\end{aligned}
$$



Figure 9. Fast Transient Response Compensation for Step Load or Mode Change

## TYPICAL APPLICATIONS

Li-Ion to 3.3V at 1.2A Converter


## Li-Ion to 5 V at 600 mA Boost Converter with Output Disconnect



Efficiency


## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC3441\#packaging for the most recent package drawings.

## DE/UE Package

12-Lead Plastic DFN ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1695 Rev D)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


BOTTOM VIEW—EXPOSED PAD

NOTE:

1. DRAWING PROPOSED TO BE A VARIATION OF VERSION
(WGED) IN JEDEC PACKAGE OUTLINE MO-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## REVISION HISTORY (Revision history begins at Rev B)

\(\left.\begin{array}{c|c|l|c}\hline REV \& DATE \& DESCRIPTION \& PAGE NUMBER <br>
\hline B \& 8 / 14 \& Modified filter pole equation in Closing the Feedback Loop section \& 11 <br>
\hline C \& 10 / 16 \& \begin{array}{l}Added equation to calculate V_{OUT} <br>
<br>

\end{array} \& Modified Operating Frequency Selection section\end{array}\right] 6\)| 11 |
| :---: |

## TYPICAL APPLICATION

## PCMCIA Powered GSM Modem



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT ${ }^{\oplus} 1613$ | 550mA (Isw) 1.4MHz High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {In: }}: 0.9 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {Out }}$ (MAX): $34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 3 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOTTM |
| LT1615/LT1615-1 | $300 \mathrm{~mA} / 80 \mathrm{~mA}$ (Isw) Constant Off-Time, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }} 1.2 \mathrm{~V}$ to $15 \mathrm{~V}, \mathrm{~V}_{\text {Out(max) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOT |
| LT1616 | 500mA (lout) 1.4MHz High Efficiency Step-Down DC/DC Converter | High Efficiency, $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN): }} 1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 1.9 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOT |
| LT1776 | 500 mA (Iout) 200kHz High Efficiency Step-Down DC/DC Converter | High Efficiency, $\mathrm{V}_{\text {IN: }}: 7.4 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUt(MIIN) }}: 1.24 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}: 3.2 \mathrm{~mA}$, Isd: 30 $\mu$ A, N8, S8 |
| LTC1877 | 600 mA (Iout) 550 kHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.7 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, \mathrm{MS} 8$ |
| LTC1878 | 600 mA (Iout) 550 kHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 10 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, \mathrm{MS} 8$ |
| LTC1879 | 1.2A (lout) 550 kHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 2.7 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 15 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, \mathrm{TSSOP} 16$ |
| LT1930/LT1930A | 1A (Isw) $1.2 \mathrm{MHz} / 2.2 \mathrm{MHz}$ High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN }}: 2.6 \mathrm{~V}$ to $16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}: 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 5.5 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOT |
| $\begin{aligned} & \text { LTC3405/ } \\ & \text { LTC3405A } \end{aligned}$ | 300 mA (Iout) 1.5 MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 2.7 V to $6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOT |
| $\begin{aligned} & \hline \text { LTC3406/ } \\ & \text { LTC3406B } \end{aligned}$ | 600 mA (Iout) 1.5 MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}$ : $20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, ThinSOT |
| LTC3407 | 600 mA (Iout) $\times 2$ 1.5MHz Dual Synchronous Step-Down DC/DC Converter | $96 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUt(Min) }}: 0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 40 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, 10$-Lead MS |
| LTC3411 | 1.25A (Iout) 4MHz Synchronous Step-Down DC/DC Converter | $\begin{aligned} & 95 \% \text { Efficiency, } \mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN): }} 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 60 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, 10 \text {-Lead MS } \end{aligned}$ |
| LTC3412 | 2.5A (Iout) 4MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}$, TSSOP16E |
| LTC3440 | 600mA (1out) 2MHz Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}: \leq 1 \mu \mathrm{~A}, 10$-Lead MS |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

